



ADS615

ADVANCED INFORMATION SUBJECT TO CHANGE

14-Bit 8.33MSPS/10MSPS Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

- GUARANTEED AT 8.33MSPS AND 10MSPS
- NO MISSING CODES AT 10MSPS
- HIGH SIGNAL/NOISE RATIO: 75dB
- HIGH SPURIOUS-FREE DYNAMIC RANGE
- WIDEBAND SAMPLE/HOLD: 60MHz
- SINGLE 46-PIN DIP PACKAGE
- COMPLETE SUBSYSTEM: Contains Sample/Hold and Reference
- ENVIRONMENTAL SCREENING OPTION


APPLICATIONS

- FFT SPECTRAL ANALYSIS
- MEDICAL IMAGING
- RADAR SIGNAL ANALYSIS
- CCD IMAGING SYSTEMS
- DIGITAL RECEIVERS
- TRANSIENT SIGNAL RECORDING
- HIGH-SPEED DATA ACQUISITION
- SIGINT, ECM, AND EW SYSTEMS

DESCRIPTION

The ADS615 is a high resolution, high speed analog-to-digital converter that has been optimized for low distortion and low noise. Although it is trimmed for optimum spurious performance at sample rates up to 8.33MSPS, it guarantees NO MISSING CODES at sample rates up to 10MSPS. The ADS615 is pinconsistent with the ADC614 and ADC603, allowing for easy upgradability.

The ADS615 is a two-step subranging ADC subsystem containing an ADC, sample/hold amplifier, voltage reference, timing, and error-correction circuitry in a 46-pin hybrid DIP package. The logic interface is TTL. An evaluation board (DEM-ADC614-E) is available for quick evaluation.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

© 1993 Burr-Brown Corporation

PDS-1182

Printed in U.S.A. April, 1993


8.33MSPS, +25°C SPECIFICATIONS

ELECTRICAL

 $T_c = +25^{\circ}C$, 8.33MHz sampling rate, output data latched with the convert command, $R_s = 50\Omega$, $\pm V_{cc} = +15V$, $+V_{DD1} = +5V$, $-V_{DD2} = -5.2V$, and 15-minute warmup in convection, environment, unless otherwise noted.

PARAMETER CONDITIONS MIN TYP MAX MIN TY CONVERSION CHARACTERSITICS Sample Rate Pipeline Delay Logic Selectable DC 1, 2 or 3 Convert Command Period RESOLUTION INPUTS ANALOG Input Range Input Impedance Input Capacitance DIGITAL Logic Family Convert Command Positive Edge Positive Edge Pulse Width TYP MAX MIN TYP MAX MIN TYP B. 33M 1, 2 or 3 Convert Command Period 1, 2 or 3 Convert Command Period 1, 2 or 3 Convert Command Period TIL Compatible Positive Edge Positive Edge Positive Edge Pulse Width	*	UNITS Samples/s Bits V MΩ pF			
Sample Rate Pipeline Delay Logic Selectable Logic Selectable 1, 2 or 3 Convert Command Period RESOLUTION INPUTS ANALOG Input Range Input Impedance Input Capacitance DIGITAL Logic Family Convert Command Pulse Width Start Conversion Pulse Width DC 8.33M 1, 2 or 3 Convert Command Period	ds	Bits V MΩ			
Sample Rate DC 8.33M * Pipeline Delay Logic Selectable 1, 2 or 3 Convert Command Period RESOLUTION 14 Input Input Input Input Input Impedance Input Impedance +1.25 +1.25 * Input Capacitance 5 Input Input Input Input Input Impedance Input Capacitance Input	ds	Bits V MΩ			
Pipeline Delay Logic Selectable 1, 2 or 3 Convert Command Periot RESOLUTION INPUTS ANALOG Input Range Input Impedance Input Capacitance DIGITAL Logic Family Convert Command Pulse Width Start Conversion Pulse Width 1, 2 or 3 Convert Command Periot 1, 2 or 3 Convert Comm		V ΜΩ			
INPUTS ANALOG Input Range Input Impedance Input Capacitance DIGITAL Logic Family Convert Command Pulse Width TIL Compatible Positive Edge Pulse Width TOWN TOWN TOWN TOWN TOWN TOWN TOWN TOWN	. 14	V ΜΩ			
ANALOG Input Range Input Impedance Input Capacitance DIGITAL Logic Family Convert Command Pulse Width TTL Compatible Positive Edge t = Conversion Period 1.5 5 TTL Compatible Positive Edge t = Conversion Period 10 TTL Compatible Positive Edge		МΩ			
ANALOG Input Range Input Impedance Input Capacitance DIGITAL Logic Family Convert Command Pulse Width TITL Compatible Positive Edge t = Conversion Period 10 +1.25 +1.25 +1.25 +1.25 TTL Compatible Positive Edge t = Conversion Period 10		МΩ			
Input Range Full Scale -1.25 +1.25 * Input Impedance Input Capacitance		МΩ			
Input Impedance Input Capacitance DIGITAL Logic Family Convert Command Pulse Width Insurance 1.5 5 TTL Compatible Positive Edge t = Conversion Period 10 t -20 TTL Compatible Positive Edge t -20 TTL Compatible Positive Edge					
Input Capacitance 5 DIGITAL Logic Family Convert Command Start Conversion Positive Edge Pulse Width t = Conversion Period 10 TTL Compatible Positive Edge t - 20		pF			
Logic Family Convert Command Start Conversion Pulse Width Start Conversion 10 11 Compatible Positive Edge t = Conversion Period 10 t-20					
Logic Family Convert Command Start Conversion Pulse Width Start Conversion 10 11 Compatible Positive Edge t = Conversion Period 10 t-20					
Convert Command Start Conversion Positive Edge Pulse Width t = Conversion Period 10 t-20	.				
- Gise Wilder					
		ns			
TRANSFER CHARACTERISTICS					
ACCURACY					
Gain Error DC ±0.8 ±2 ±0.	L .	%FSR(1)			
Input Offset Error DC ± 0.4 ± 2 ± 0.4		%FSR			
Differential Linearity Error f = 100kHz: 100% of all Codes 1.1 1.5 0.9	•	LSB			
Guaranteed Guaran	teea *	%FSR/%			
Power Supply Rejection $\Delta + V_{co} = \pm 5\%$ ± 0.03 ± 0.1		%FSR/%			
$\Delta - V_{cc} = \pm 5\%$ ± 0.04 ± 0.1 * $\Delta + V_{cc} = \pm 5\%$ ± 0.004 ± 0.07		%FSR/%			
$\Delta + V_{DD1} = \pm 5\%$ ± 0.004 ± 0.07 \star $\Delta - V_{DD2} = \pm 5\%$ ± 0.01 ± 0.07	•	%FSR/%			
2 002		<u> </u>			
DYNAMIC CHARACTERISTICS(1)(2)		т			
Differential Linearity Error	1.0	LSB			
12 3.57 MITZ	1.0	LOD			
Spurious-Free Dynamic					
Range (SFDR) f = 3.57MHz (-0.5dB) f _s = 8.33MSPS 77 82 82 85		dBFS(3)			
f = 3.57MHz (-0.5dB)		dBFS(3)			
Swept Power SFDR					
f = 3.57MHz 78 80 85		dBFS			
Two-Tone Intermodulation					
Distortion ⁽⁶⁾		IDEO.			
$f_s = 3.47 \text{MHz} (-6.5 \text{dB})$ $f_s = 8.33 \text{MSPS}$ -82 -75 -8	-80	dBFS ⁽³⁾			
f = 3.57MHz (-6.5dB)					
Signal-to-Noise Ratio (SNR) ⁽⁶⁾ f = 8.33MSPS 70 72 71 73		dB			
1 5.57 (WILL (0.50E) 70 77		dB			
f = 100kHz (-0.5dB) 70 73 75 SINAD					
$f_s = 8.33MSPS$ 69 72 70 73		dB			
f = 100kHz (-0.5dB) 69 73 72 75		dB			
Aperature Delay Time -20 -5 +20 * * *	•	ns			
Aperature Jitter 1	1	ps rms			
Analog Input Bandwidth (–3dB)		MHz			
Small Signal —2008 input 40 60		MHz			
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ns			
Overload recovery rand		1			
OUTPUTS					
Logic Family Logic Coding Logic Selectable Two's Complement or Inverted Two's Co					
	*	v			
Logic Levels		ľ			
EOC Delay Time Data Out to DV See Timing Diag	am: Figure 10	3			
Tri-State Enable/Disable Time $I_{OL} = -6.4$ mA, 50% in to 50% Out 37 100 I 1	1	I ns			
Data Valid Pulse Width See Timing Diag	am: Figure 13	3			
POWER SUPPLY REQUIREMENTS					
	•	V			
Supply Voltages: +V _{cc} Operating +14.25 +15 +15.75 -15.75	•	V			
+4.75 +5 +5.25 · ·	•	V			
$-V_{002}$ -4.95 -5.2 -5.46 *	'	V			
Supply Currents: +lcc Operating +60 *	+80	mA			
l _{-cc} -60	-80	mA			
+ _{DD1} (4) +305	+330	mA m^			
-l ₀₀₂ (5)	-630	mA W			
Power Consumption Operating 5.9 6.3					

^{*}Same specifications as next grade to the left.





8.33MSPS, FULL TEMPERATURE RANGE SPECIFICATIONS

ELECTRICAL

 $\pm V_{cc} = +15V$, $+V_{DD1} = +5V$, $-V_{DD2} = -5.2V$, $R_s = 50\Omega$, 8.33MHz sampling rate, output data latched with the convert command, and 15-minute warmup, and $T_c = T_{MIN}$ to T_{MAX}, unless otherwise noted.

	ADS615HA		łA		ADS615H	3		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE					<u> </u>			
Specification	T _{CASE}	0		+70		1		°C
Operating	T _{CASE}	-40		+90	•	1		l °C
CONVERSION CHARACTERISTICS						<u> </u>		
Sample Rate		DC]	8.33M	•		•	Samples
Pipeline Delay			1,20	r 3 Convert	t Commar	nd Periods		0
TRANSFER CHARACTERISTICS		•		-1		 	·	<u> </u>
ACCURACY					T]	Ι
Gain Error	DC		±0.9	±2		±0.4	±1.5	%FSR ⁽¹⁾
Input Offset Error	DC	1	±0.5	±2	l	±0.2	±1.5	%FSR
Differential Linearity Error	f = 100kHz: 100% of all Codes	1	1.2	1.5		1.0	1.25	LSB
No Missing Codes		-	Guarantee	e d	Guaranteed		¢l	
Power Supply Rejection]			
ower Supply Rejection	$\Delta + V_{cc} = \pm 5\%$	ľ	±0.04	±0.2			[:	%FSR/%
	$\Delta - V_{cc} = \pm 5\%$		±0.05	±0.2			l .	%FSR/%
	$\Delta + V_{DD1} = \pm 5\%$	ł	±0.004	±0.1		-	:	%FSR/%
	$\Delta - V_{DD2} = \pm 5\%$		±0.02	±0.1			L	%FSR/%
DYNAMIC CHARACTERISTICS(2)								
Differential Linearity Error								
f = 3.57MHz:	100% of all Codes	1	1.1	2.0		0.7	1.0	LSB
Spurious-Free Dynamic		1			•	ļ		1
Range (SFDR)								ŀ
f = 3.57MHz (-0.5dB)	$f_s = 8.33MSPS$	75	80		80	83		dBFS(3)
f = 100kHz (-0.5dB)		77	81		80	83		dBFS ⁽³⁾
Swept Power SFDR			1					
f = 3.57MHz	$f_s = 8.33MSPS$	1	77			80		dBFS
Two-Tone Intermodulation Distortion ⁽⁶⁾								
f = 3.47MHz (-6.5dB)	f _ 0.23MCDC	ì	00	76		1		
f = 3.57MHz (-6.5dB)	f _s = 8.33MSPS	İ	-80	- 75		-83	-80	dBFS ⁽³⁾
Signal-to-Noise Ratio (SNR)		1				1		
f = 3.57MHz (-0.5dB)	f egglene		70					
f = 100kHz (-0.5dB)	f _s = 8.33MSPS	68	70		70	72		dB
SINAD		68	72		71	74		dB
f = 3.57MHz (-0.5dB)	f. = 8.33MSPS	67	70		70			
f = 100kHz (-0.5dB)	1 ₅ = 0.33M3F3	67	70 72		70 70	72		₫B
Aperature Delay Time		-25	-6	.00	70	74		dB
Aperature Jitter		-25	1.5	+25			-	ns
Analog Input Bandwidth (-3dB)		1	1.5			i		ps rms
Small Signal	-20dB Input	1 1	60				- 1	A 41 1-
Full Power	OdB Input	1	30			.	l	MHz MHz
Overload Recovery Time	2x Full-Scale Input		220					ns
DUTPUTS		ــــــــــــــــــــــــــــــــــــــ				<u> </u>		115
ogic Levels	Logic "LO", I _{OL} = -3.2mA	T 0	+0.3	+0.5		• 1		
<u> </u>	Logic "HI", I _{OH} = 160µA	+2.4	+0.3	+5.0			.]	V V
OC Delay Time	Data Out to DV	72.7		igure 13; ∆	Timina T	imically	1	V
,	54m 64t to 51	1		in ±20% O\	•	•• • •		
ri-State Enable/Disable Time	$l_{OI} = -6.4$ mA, 50% in to 50% Out		42	100	rei rempi	siatule *	. !	
Data Valid Pulse Width		1 1		igure 13; ∆	Timina T	vnically	l	ns
				n ±20% Ov				
POWER SUPPLY REQUIREMENTS		1					<u>-</u>	
Supply Currents: +l _{cc}	Operating	T	+65	+80		•	* 1	m^
-l _{cc}			- 61	-8 0			. 1	mA mA
+l _{DD1} ⁽⁴⁾			+305	+333			. !	mA mA
						1	1	mA
-l _{DD2} ⁽⁵⁾] [-550	-630		•	* 1	mΑ

^{*}Same specifications as next grade to the left.

NOTES: (1) FSR: Full-Scale Range = 2.5Vp-p. (2) Units with lower distortion are available on special order; inquire. (3) dBFS = level referred to full scale. The input signal is within 1 dB of full scale; f = input frequency; f_s = sampling frequency. (4) Pins 3 and 30 (analog typically draw 80% of the total +5V current. Pin 21 (digital) typically draws 20%. (5) Pin 6 (analog) typically draws 45% of the total -5.2V current. Pin 31 (digital) typically draws 55%.

10MSPS, FULL TEMPERATURE RANGE SPECIFICATIONS

ELECTRICAL

 $\pm V_{CC} = \pm 15 \text{V}$, $+V_{DDI} = +5 \text{V}$, $-V_{DD2} = -5.2 \text{V}$, $R_s = 50 \Omega$, 15-minute warmup, and $T_c = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted.

		ADS615HA		ADS615HA ADS615HB		}		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE								
Specification	T _{CASE}	0		+70	•		•	°C
Operating	T _{CASE}	-4 0		+90	•	ł	•	°C
	CASE		 					-
CONVERSION CHARACTERISTICS				10M	DC		10M	Samples/s
Sample Rate		DC		10M	DC		TOIVI	Janpiess
TRANSFER CHARACTERISTICS					· · · · · · · · · · · · · · · · · · ·	τ		
ACCURACY							1.5	%FSR
Gain Error	DC		±0.9	2.0		±0.4		%FSR
Input Offset Error	DC		±0.5	1		±0.2	0.5	
Differential Linearity Error	f = 100kHz: 100% of all Codes		1.2	2.0		0.8	1.5	LSB
No Missing Codes			Guarantee	d		Guarantee	d I	
DYNAMIC CHARACTERISTICS	<u> </u>	L	.J					
Differential Linearity Error		`						
f = 3.57MHz	f _s = 10MSPS		1.6	2.0		1.4	1.7	LSB
Spurious Free Dynamic Range ⁽⁵⁾		60	65		65	72		dBFS
f = 3.57MHz ⁽²⁾	f _s = 10MSPS	70	77		74	80		dBFS
f = 100kHz	, s	74	78		76	81		dBFS
Swept Power SDFR			'				1	
•	+25°C		74		70	77		dBFS
f = 3.57MHz	+25 0		'-			''		
Two-Tone Intermodulation								
Distortion	(4014000		_ -77	– 70		-80	-73	dBFS
f = 3.47 Mhz (-6.5 dB)	f _s = 10MSPS		-//	-/0		~00	_,	ab. 0
f = 3.57MHz (-6.5dB)								
Singal-to-Noise Ratio (FNR)								dΒ
f = 3.57MHz (-0.5dB)	f _s = 10MSPS	63	67		65	69		
f = 100kHz (0.5dB)		65	70		69	72		₫B
Signal-to-Noise and Distortion								
(SINAD) Ratio							i i	
f = 3.57MHz (-0.5dB)	f _s = 10MSPS	57	65		61	65.4		₫B
f = 100kHz (-0.5dB)		62	66		64	66.5		₫B
OUTPUTS								
Logic Levels	Logic LO, I _{oL} = -3.2mA	0	+0.3	+0.8	*	•	+0.5	٧
	Logic HI, I _{OH} = 160µA	+2.4	+3.5	+5	•		*	٧
EOC Delay Time	Data Out to DV	5	35		*	*		ns
Tri-State Enable/Disable Time	i _{oi} = -6.4mA, 50% In to 50% Out	_	42	100			•	ns
Data Valid Pulse Width	OL = 3.411111, 30 /3 111 to 30 /3 Gut	20	45	60	*		•	ns
POWER SUPPLY REQUIREMENTS		L	<u></u>		l			
Supply Currents: +l _{cc}	Operating		+65			•	+80	mA
	Operating .		-61				80	mA
- _{CC}			+285	}			+333	mA
+1001 (6)			-570				-630	mA
-L _{DD2} (7)	Operating		5.9	6.3				W
Power Consumption	Operating		3.5	0.0		l		

^{*} Same specifications as next grade to the left.

NOTES: (1) FSR: Full-Scale Range = 2.5Vp-p. (2) Units with tested and guaranteed distortion specifications are available on special order—inquire. (3) dBC = level referred to carrier-input signal = 0dB); F = input frequency; F_s = sampling frequency. (4) IMD is referred to the larger of the two input test signals. If referred to the peak envelope signal (=0dB), the intermodulation products will be 6dB lower. (5) SFDR tested at temperature for B grade only. (6) Pins 3 and 30 (analog) typically draws 80% of the total +5V current. Pin 21 (digital) typically draws 20%. (7) Pin 6 (analog) typically draws 45% of the total -5.2V current. Pin 31 (digital) typically draws 55%.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





PIN ASSIGNMENTS

1	Common (Case)	46	Common (Analog)
2	DNC	45	Analog Signal In
3	+V _{pp} , (+5V) Analog	44	+V _{cc} (+15V) Analog
4	S/H Out	43	-V _{cc} (-15V) Analog
5	A/D in	42	NC
6	-V _{DD2} (-5.2V) Analog	41	NC
7	Bit 13	40	NC
8	Bit 14 (LSB)	39	DNC
9	Bit 1 (MSB)	38	DNC
10	Bit 2	37	Gain Adjust
11	Bit 3	36	Offset Adjust
12	Bit 4	35	Common (Analog)
13	Bit 5	34	+V _{cc} (+15V) Analog
14	Bit 6	33	-V _{cc} (-15V) Analog
15	Bit 7	32	Common (Analog)
16	Bit 8	31	-V _{DD2} (-5.2V) Digital
17	Bit 9	30	+V _{pp1} (+5V) Analog
18	Bit 10	29	1 Pipeline Delay Select
19	Bit 11	28	0 Pipeline Delay Select
20	Bit 12	27	Output Logic Invert
21	+V _{DD1} (+5V) Digital	26	Common (Digital)
22	Data Valid Output	25	3-State ENABLE
23	Common (Digital)	24	Convert Command In
NOTE: NC = no connection, DNC = do not connect.			

ORDERING INFORMATION

Basic Model Number	ADS615 H	() Q T T
Performance Grade Code A, B: 0°C to +70°C Case Temperature Package Code		
H: Metal and Ceramic Environmental Screening Option————————————————————————————————————		

ABSOLUTE MAXIMUM RATINGS

±V _{cc}	±16.5V
T V DD1	·····+/.0V
±V _{DD2}	7.0V
Analog Input	±5.0V
Logic Input	0.5V to +V
Case Temperature (Operating)	+90°C
Junction Temperature	+125°C
Storage Temperature	65°C to +125°C
Stresses above these ratings may permanently	damage the device.

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
ADS615HA	Metal and Ceramic	234
ADS615HB	Metal and Ceramic	234

THEORY OF OPERATION

The ADS615 is a two-step subranging analog-to-digital converter. This architecture is shown in Figure 1. The major system building blocks are: sample/hold amplifier, MSB flash encoder, DAC and error amplifier, LSB flash encoder, digital error corrector, and timing circuits. The ADS615 uses hybrid technology with laser-trimmed integrated circuits mounted in a multilayer ceramic package to integrate this complex circuit into a complete analog-to-digital converter subsystem with state-of-the-art performance.

Conceptually, the subranging technique is simple: sample and hold the input signal, convert to digital with a coarse ADC, convert back to analog with a coarse-resolution (but high-accuracy) DAC, subtract this voltage from the S/H output, amplify this "remainder," convert to digital with a second coarse ADC, and combine the digital output from the first ADC (MSB) with the digital output from the second ADC (LSB). In practice, however, achieving high conversion speed without sacrificing accuracy is a difficult task.

The analog input signal is sampled by a high-speed sample/hold amplifier with low distortion, fast acquisition time and very low aperture uncertainty (jitter). A diode bridge sampling switch is used to achieve an acceptable compromise between speed and accuracy. The diode bridge switching transients are buffered from the analog input by a high input impedance buffer amplifier. Since the hold capacitor does not appear in the feedback of the diode bridge output buffer,

the capacitor can acquire the signal in 35ns. The low-biascurrent output buffer is then required to settle to only the resolution (8 bits) of the first (MSB) flash encoder in 65ns, while an additional 60ns is allowed for settling to the resolution (14 bits) of the second (LSB) flash encoder. Sample/hold droop appears as only an offset error and does not effect linearity.

Both the MSB and the LSB flash encoder (ADC) functions are performed by one 8-bit flash encoder. The DAC voltage reference is also used to generate reference voltages for the MSB and LSB encoder to compensate drift errors. Buffering and scaling amplifiers are laser-trimmed to minimize voltage offset errors and optimize gain (input full-scale range) symmetry.

The subtraction DAC is an ECL 8-bit resolution monolithic DAC with 14-bit accuracy. Laser-trimmed thin-film nichrome resistors and high-speed bipolar circuitry allow the DAC output to settle to 14-bit accuracy in only 35ns.

A "remainder" or coarse conversion-error voltage is generated by resistively subtracting the DAC output from the output of the sample/hold amplifier. Before the second (LSB) conversion, the "remainder" is amplified by a wideband fast-settling two-input amplifier with a gain of 32V/V. To prevent overload on large amplitude transients, the active input is switched off to blank the amplifier input from the beginning of the S/H acquisition time to the end of the MSB encoder update time.




FIGURE 1. ADS615 Block Diagram—A Two-Step Subranging Architecture.



1731365 0024371 156 **=**

Internal timing circuits (ECL logic is used internally) supply all the critical timing signals necessary for proper operation of the ADS615. Some noncritical timing signals are also generated in the digital error correction circuitry. Timing signals are laser-trimmed for both pulse width and delay. ECL logic is used for its speed, low noise characteristics and timing delay stability over a wide range of temperatures and power supply voltages. Basic timing is derived from the output of a three-stage shift register driven by a synchronized 20MHz oscillator.

The convert command pulse is differentiated to allow triggering by pulses from as narrow as 10ns to as wide as 80% duty cycle.

The ADS615 timing technique generates a variable width S/H gate pulse which is determined by the conversion command pulse period minus a fixed 135ns ADC conversion time. ADS615 conversion rates are therefore possible above 8.3MHz all the way up to 10MHz, but S/H acquisition time is reduced at 10MSPS. Therefore, spurious free dynamic range is degraded slightly at 10MSPS.

The output of the MSB and LSB encoders are read into separate 8-bit latches. The latched MSB data, along with the latched LSB data, is then read into a 16-bit latch after the leading edge of the LSB strobe and before being applied to the adder, where the actual error correction takes place. These latches eliminate any critical timing problems that could result when the converter is operated at the maximum conversion rate.

The function of the digital error correction circuitry is to assemble the 8-bit words from the two flash encoders into a 14-bit output word.

The 16-bit register output is then sent to a 14-bit adder where the final data output word is created. The MSB data forms the most significant eight bits of a 14-bit word, with the last six bits being assigned zeros. In a similar fashion, the LSB data from the least significant bits forms the other input to the adder, with the first six bits being assigned zeros. As two 14-bit words are being added, the output of the adder could exceed 14 bits in range; however, the final data output is only a 14-bit word, so a means of detecting an overrange is included to prevent reading erroneous data. The converter data output is forced to all ones for a full-scale input or overrange. The data output does not "roll-over" if the converter input exceeds its specified full-scale range of ±1.25V.

DISCUSSION OF PERFORMANCE

DYNAMIC PERFORMANCE TESTING

The ADS615 is a very high performance converter and careful attention to test techniques is necessary to achieve accurate results. Spectral analysis by application of a fast Fourier transform (FFT) to the ADC digital output will provide data on all important dynamic performance parameters: spurious free dynamic range (SFDR), signal-to-noise ratio (SNR) or the more severe signal-to-noise-and-distortion ratio (SINAD), and intermodulation distortion (IMD).

A typical test setup for performing high-speed FFT testing of analog-to-digital converters is shown in Figure 2 and 3. Highly accurate phase-locked signal sources allow high resolution FFT measurements to be made without using window functions. By choosing appropriate signal frequencies and sample rates, an integral number of signal frequency periods can be sampled. As no spectral leakage results, a "rectangular" window (no window function) can be used. This was used to generate the typical FFT performance curves shown on page 5.

If generators cannot be phase-locked and set to extreme accuracy, a very low side-lobe window must be applied to the digital data before executing an FFT. A commonly used window such as the Hanning window is not appropriate for testing high performance converters; a minimum four-sample Blackman-Harris window is strongly recommended.(1) To assure that the majority of codes are exercised in the ADS615 (14 bits), a 4096-point FFT is taken. If the data storage RAM is limited, a smaller FFT may be taken if a sufficient number of samples are averaged (i.e., a 10-sample average of 512point FFTs).

DYNAMIC PERFORMANCE DEFINITIONS

Spurious Free Dynamic Range:

Largest Harmonic Power (first 9 harmonics)

Full Scale Power

2. Intermodulation Distortion (IMD):

Highest IMD Product Power (to 5th order)

Sinewave Signal Power

3. Signal-to-Noise Ratio (SNR):

Sinewave Signal Power Noise Power

4. Signal-to-(Noise + Distortion)(2) Ratio (SINAD):

Sinewave Signal Power

Noise + Harmonic Power (first 9 harmonics)

IMD is referenced⁽³⁾ to the larger of the test signals f_1 or f_2 . Five "bins" either side of peak are used for calculation of fundamental and harmonic power. The DC frequency bin is not included in these calculations as it is of little importance in dynamic signal processing applications.

APPLICATION TIPS

Attention to test set-up details can prevent errors that contribute to poor test results. Important points to remember when testing high performance converters are:

1. The ADC analog input must not be overdriven. Using a signal amplitude slightly lower than FSR will allow a small amount of "headroom" so that noise or DC offset voltage will not overrange the ADC and "hard limit" on signal peaks.

BURR-BROWN®




FIGURE 2. Block Diagram of FFT Test for SNR, SFDR and Swept-Power Test.




FIGURE 3. Block Diagram of FFT Test for Two-Tone IMD.




FIGURE 4. Ninth-Order Harmonic Filter.




FIGURE 5. Passive Signal Combiner.

l 1731365 0024373T29 🗯



- 2. Two-tone tests can produce signal envelopes that exceed FSR. Set each test signal to slightly less than -6B to prevent "hard limiting" on peaks.
- 3. Low-pass filtering (or bandpass filtering) of test signal generators is absolutely necessary for THD and IMD tests. An easily built LC low-pass filter (Figure 4) will eliminate harmonics from the test signal generator. Care must be taken not to saturate the filter. Saturation of these filters may cause odd order harmonics.
- 4. Test signal generators must have exceptional noise performance to achieve accurate SNR measurements. Good generators together with fifth-order elliptical bandpass filters are recommended for SNR tests. Recommended generators are the Fluke 6080A or HP8644A. Narrowbandwidth crystal filters can also be used to filter generator broadband noise, but they should be carefully tested for operation at high levels.
- 5. The analog input of the ADS615 should be terminated directly at the input pin sockets with the correct filter terminating impedance (50 Ω or 75 Ω), or it should be driven by a low distortion, low output impedance amplifier such as an OPA642, OPA643, or the OPA644. Short leads are necessary to prevent digital noise pickup.
- 6. A low-noise (jitter) clock signal (convert command) generator is required for good ADC dynamic performance. A poor generator can seriously impair good SNR performance. A HP 8644A generator is a good clock source. Short leads are necessary to preserve fast TTL rise times.
- 7. Two-tone testing will require isolation between test signal generators to prevent IMD generation in the test generator output circuits. A passive (hybrid transformer) signal combiner can also be used (Figure 5) over a range of about 0.1MHz to 30MHz. This combiner's port-to-port isolation will be =45dB between signal generators and its input-output insertion loss will be ≈6dB. Distortion will be better than -85dBC.
- 8. A very low side-lobe window must be used for FFT calculations if generators cannot be phase-locked and set to exact frequencies. A minimum four-sample Blackman-Harris window function is recommended.(1)
- 9. Floating inputs can eliminate ground-loop noise. A simple common-mode choke shown in Figure 6 and 7, or a single-ended amplifier (Figure 8 and 9) can be used for gain.
- 10. Digital data must be latched into an external TTL 14-bit register, preferably using the convert command pulse (Figures 10 and 11). Latches should be mounted on PC boards in very close proximity to the ADS615. Avoid long leads.
- 11. Do not overload the data output logic. These outputs are designed to drive 2 TTL loads. Do not connect ADS615 data output pins directly to a noisy digital bus; use external 3-state logic for noise immunity.

- 12. A well-designed, clean PC board layout will assure proper operation and clean spectral response. (4,5) Proper grounding and bypassing, short lead lengths, separation of analog and digital signals, and the use of ground planes are particularly important for high frequency circuits. Multilayer PC boards are recommended for best performance, but a two-sided PC board with large, heavy (20oz-foil) ground planes can give excellent results, if carefully designed.
- 13. Prototyping "plug-boards" or wire-wrap boards will not be satisfactory.
- 14. Connect analog and digital ground pins of the ADS615 directly to the ground plane. A ground plane that is too small will degrade SNR and SFDR performance. In our experience, connecting these pins to a common ground plane gives the best results. Analog and digital power supply commons should be tied together at the ground plane. Adding power supply and ground-return filtering⁽⁶⁾ is optional and may improve noise rejection. The manual for the evaluation board (DEM-ADC614-E) gives a recommended layout.
- 15. If using a cable to drive the input of the ADS615, avoid reflections down the cable that could degrade dynamic performance by placing a 3dB attenuator at the end of the cable. Input amplitude may be doubled to maintain signal amplitude.

- 1. "On the Use of Windows for Harmonic Analysis with the Discrete Fourier Transform", Fredric J. Harris. Proceedings of the IEEE, Vol. 66, No. 1, January 1978, pp 51-83.
- 2. SINAD test includes harmonics whereas SNR does not include these important spurious products.
- 3. If IMD is referenced to peak envelope power, distortion will be of 6dB better.
- 4. MECL System Design Handbook, 3rd Edition, Motorola Corp.
- 5. Motorola MECL, Motorola Corp.
- 6. Murata-Erie BNX002-01.

TIMING

The ADS615 generates all necessary timing signals internally. Only timing between Convert Command, Output Data, and Data Valid must be considered. Proper timing is shown in Figures 12 and 13. There are two methods for reading output data, offering three selectable levels of data pipeline delay as described below:

(l) Convert Command timing option (pin 29 = HIGH)— With this option, the Convert Command signal is used both for initiating a new conversion and for reading valid data from a previous conversion. This method is most useful in synchronous systems where data samples are taken continuously. See Figure 12 for timing relationships.

Pin 28 is used to control the amount of pipeling delay. If pin 28 is held LOW, then output data "N-1" will be valid on the rising edge of Convert Command "N". If pin 28 is held HIGH, then output data "N-2" will be valid on the rising



edge of Convert Command "N". These timing relationships are valid at any conversion rate up to 8.3MHz, the data setup time before the rising Convert Command edge is about 50ns.

(2) Data Valid timing option (pin 29 = LOW)—With this option, data from conversion "N" becomes valid after a fixed delay from the rising edge of Convert Command "N". The delay is about 165 ns. At about t = 185 ns, the Data Valid strobe signal will rise. This strobe signal may be connected directly to the clock input of the external data latches, providing a data setup time of approximately 20ns.

See Figure 13 for timing relationships. Pin 28 must be left HIGH at all times when using the Data Valid timing option.

This method does not require subsequent conversions in order to read the data (ie, single-shot conversion capability). Therefore, the Data Valid option is useful in systems where the very first data latch output after power-up must represent a valid conversion.

	DATA LAT	COMMAND	DATA LATCHED BY DATA VALID STROBE
PIN NUMBER	N-2	N-1	N-1
28 29	HI HI	LO HI	HI LO

TABLE I. Pipeline Delay Selection Logic.

	DIGITAL DATA OUTPUT LOGIC CODING				
INPUT VOLTAGE (EXACT CENTER OF CODE)	BINARY TWO'S COMPLEMENT (BTC) PIN 27 = LO	INVERTED BINARY TWO'S COMPLEMENT (BTC) PIN 27 = HI			
+FS (+1.25V) +FS -1LSB (+1.24985V) +FS -2LSB (+1.24969V) +3/4 FS (+0.9375V) +1/2 FS (+0.6250V) +1/4 FS (+0.3125V) +1 LSB (+152½V) Bipolar Zero (0V) -1 LSB (-152½V) -1/4 FS (-0.3125V) -1/2 FS (-0.3125V) -3/4 FS (-0.9375V) -FS - 1LSB (-1.24985V)	011111111111111 0111111111111 011111111	1000000000000000000001 100000000000000			
FS (-1.25V)	10000000000000	0111111111111			
MSB LSB MSB LSB NOTE: (1) Indicates overrange condition.					

TABLE II.Coding Table for 14-bit ±1.25V ADC Function.

Data should be latched into external TTL latches that can operate reliably with a set-up time of 6ns minimum. Two 74F574 hex latches are recommended.

DATA OUTPUT

Output logic inversion can be accomplished by programming pin 27. Binary Two's Complement or Inverted Binary Two's Complement output data format is available (Table II).

The ADS615 output logic is TTL compatible. The 3-state output is controlled by ENABLE pin 25. For normal operation pin 25 will be tied LO. A logic HI on pin 25 will switch the output data register to a high-impedance state (Figure 14). Output OFF leakage current IozL and IozH will be less than 50µA over the converter's specified operating temperature range. The 3-state output should be isolated from noisy digital bus lines as the noise can couple back through the OFF data register and create noise in the ADC.

DIGITAL INPUTS

Logic inputs are TTL compatible. Open inputs will assume a HI logic state; unused inputs may be allowed to float or they may be tied to an appropriate TTL logic level.

OFFSET AND GAIN ADJUSTMENT

The ADS615 is carefully laser-trimmed to achieve its rated accuracy without external adjustments. If desired, both gain error and input offset voltage error may be trimmed with external potentiometers (Figure 15). Trim range is typically only 0.1%; large offsets and gain changes should be made else-




FIGURE 6. Floating-Input Balun Transformer.




FIGURE 7. Common-Mode Choke Transformer Windings.



ADS615

■ 1731365 DO24375 8T1 ■

where in the system. Using an input buffer amplifier is the preferred way for injecting offset voltages and making wide gain adjustments.

THERMAL REQUIREMENTS

The ADS615 is tested and specified over a temperature range of 0°C to +70°C. The converters are tested in a forced-air environment with a 10 SCFM air flow. With a small heat sink (Figure 16) the ADS615 can be operated in a normal convection ambient air environment if submodule case temperature does not exceed the upper limit of its specification.

High junction temperature can be avoided by using forcedair cooling, but it is not required at moderate ambient temperatures. Thermal resistance of the ADS615 package is: $\theta_{\rm IC} = 4.8$ °C/W. measured to the underside of the case.

NOISE FIGURE

The noise figure is defined as the degradation of signal-tonoise ratio as an analog input is processed through the ADS615. An approximation of the noise figure of the ADS615 can be derived from the SNR specifications.

The signal-to-noise ratio of the ADS615 is measured typically at 75dB. The full-scale input signal of the ADS615 is +12dBm, so the noise level at the output of the ADS615 is -63dBm for the 4.15MHz band. The input noise is derived from the formula:

$$N = 10\log (4kTB/0.001) = -168dBm$$

The noise figure can be calculated using the following equation:

$$NF = -63dB - 64dB - (-168dB) = 41dB$$

An important consideration when using the Noise Figure for an analog-to-digital converter is the effect of input signal range on the noise figure. As the input range increases, the noise figure directly decreases. The best indicator of the noise performance of the ADS615 is SNR, which is 7dB typical for the HB grade. When the input is grounded, the RMS noise of the ADS615 is $156\mu V$, and 99.7% of all noise will fall within a span of the four least significant codes. This figure represents the entire noise contribution of the ADS615.




FIGURE 8. Single Ended Input Amplifier (Gain = -1V/V). The OPA643 may be used for noise gains ≥ 5 .

CUSTOM SCREENING OPTIONS

Custom screened versions of the ADS615 are available. Screening may include extended temperature ranges, higher guaranteed dynamic specifications, additional environmental screens, higher sampling rates, etc. Inquire with your local sales representative or contact factory.

ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device-it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-screening" provides enviromental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in Table III is performed to selected levels similar to those of MIL-STD-883. The "Q" version of the ADS615HB guarantees data sheet specifications over 0°C to +70°C.

SCREEN	METHOD
Internal Visual	Burr-Brown QC4118
Stabilization Bake	Temperature = 125°C, 24hrs
Temperature Cycling	Temperature = -55°C to +125°C 10 cycles
Burn-in Test	85°C, 160 Hours Minimum (Parallel Excitation)
Hermetic Seal	Fine: He leak rate < 1x10-7atm cc/S Gross: Perfluorocarbon Bubble Test
Electrical Tests	Static at 25°C, per Table I Dynamic at 0°C, +25°C, +70°C, per Table I
External Visual	Burr-Brown QC5150

TABLE III. ADS615 Q-Screening Methods.




FIGURE 9. Single Ended Input Low Noise Amplifier (Gain = +2V/V). The OPA643 may be used for noise gains ≥ 5 .

ADS615




FIGURE 10. Interface Circuit—Digital Output Strobed by Convert Command. Supply connection shown: power supplies and grounds shared by analog and digital pins using common ground plane. Optimum noise performance is achieved when strobing the output data with the convert command.






FIGURE 11. Interface Circuit—Digital Output Strobed by Data Valid Pulse. Supply connection shown: power supplies and grounds shared by analog and digital pins, using common ground plane.




NOTES: (1) t_{CID} = delay time from Convert Command to Invalid Data. Typical value = 65ns. Independent of conversion rate. (2) t_{CVO} = Delay time from Convert Command to Valid Data. Typical Value = 100ns. Independent of conversion rate. (3) The $\frac{1}{5}$ symbol indicates the portion of the waveform that will "stretch out" at lower conversion rates. (4) t_{CM} = delay time from Convert Command to the internal hold command. Typical value = 6ns. Independent of conversion rate. (5) t_{DSU} = data set-up time. This depends on conversion rate and may be calculated by: $t_{\text{DSU}} = \frac{1}{f_{\text{SAMPLE}}} - t_{\text{CVO}}$

FIGURE 12. Convert Command Strobe Timing for a 8.33MHz Conversion Rate.




NOTES: (1) t_{CDL} = delay time from Convert Command to the falling edge of Data Valid strobe. Typical value = 86ns. Independent of conversion rate. (2) t_{CDH} = delay time from Convert Command to the rising edge of Data Valid strobe. Typical value = 150ns. Independent of conversion rate. (3) t_{CD} = delay time from Convert Command to Invalid Data. Typical value = 65ns. Independent of conversion rate. (4) t_{CVD} = delay time from Convert Command to Valid Data. Typical Value = 130ns. Independent of conversion rate. (5) t_{CH} = delay time from Convert Command to the internal hold command. Typical value = 6ns. Independent of conversion rate. (6) The t_{CN} = symbol indicates the portion of the waveform that will "stretch out" at lower conversion rates. (7) t_{DSU} = data setup time. Typical value = 7ns. Independent of conversion rate.

FIGURE 13. Data Valid Strobe Timing for a 8.33MHz Conversion Rate.




NOTES: (1) t_{CID} = Delay time from Convert Command to Invalid Data. Typical value = 40ns. Independent of conversion rate. (2) t_{CVD} = Delay time from Convert Command to Valid Data. Typical value = 93ns. Independent of conversion rate. (3) The $\frac{1}{2}$ symbol indicates the portion of the waveform that will "stretch out" at lower conversion rates. (4) t_{CH} = Delay time from Convert Command to the internal hold. Typical value = 6ns. Independent of conversion rate. (5) t_{DSU} = data setup time. This depends on conversion rate and may be calculated by: $t_{DSU} = \frac{1}{t_{SAMPLE}} - t_{CVD}$

FIGURE 14. Convert Command Strobe Timing for a 10MHz Conversion Rate.




NOTES: (1) t_{col.} = Delay time from Convert Command to the falling edge of Data Valid Strobe. Typical value = 85ns. Independent of conversion rate. (2) t_{coh.} = Delay time from Convert Command to the rising edge of Data Valid Strobe. Typical value = 135ns. Independent of conversion rate. (3) If Conversion "N" is the first conversion, then there is no Strobe N-1, and the Data Valid Strobe Signal will simply be high until t_{col.} after the first Convert Command. (4) t_{cvo} = delay time from Convert Command to Valid Data. Typical value = 120ns. Independent of conversion rate. (5) t_{ch} = Delay time from Convert Command to Internal Hold Command. Typical value = 6ns. Independent of conversion rate. (6) The \$\frac{1}{2}\$ symbol indicates the portion of the waveform that will "stretch out" at lower conversion rates.

FIGURE 15. Data Valid Strobe Timing for a 10MHz Conversion Rate.










FIGURE 16. Digital Data 3-State Output.

FIGURE 17. Optional Gain and Offset Trim.




FIGURE 18. Heat Sink Transfers Heat from the DIP Package into a Copper Ground Plane.

15

MECHANICAL

