



Integrated Device Technology, Inc.

CMOS STATIC RAMS

64K (16K x 4-BIT)

Separate Data Inputs and Outputs

IDT 71981S/L
IDT 71982S/L

T-46-23-10

FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- Separate data inputs and outputs
- IDT71981S/L: outputs track inputs during write mode
- IDT71982S/L: high impedance outputs during write mode
- High speed (equal access and cycle time)
 - Military: 20/25/30/35/45/55/70/85ns (max.)
 - Commercial: 15/19/20/25/30/35/45ns (max.)
- Low power consumption
 - IDT71981/2S
 - Active: 350mW (typ.)
 - Standby: 100μW (typ.)
 - IDT71981/2L
 - Active: 300mW (typ.)
 - Standby: 30μW (typ.)
- Battery backup operation—2V data retention (L version only)
- High-density 28-pin hermetic and plastic DIP, 28-pin leadless chip carrier, 28-pin SOIC
- Produced with advanced CEMOS™ high-performance technology
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT71981/IDT71982 are 65,536-bit high-speed static RAMs organized as 16K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

Access times as fast as 15ns are available with typical power consumption of only 300mW. These circuits also offer a reduced power standby mode (I_{ss}). When $\overline{CS}_1$ goes high, the circuit will automatically go to, and remain in, this standby mode. In the ultra-low-power standby mode (I_{ss1}), the devices consume less than 2.5mW, typically. This capability provides significant system-level power and cooling savings. The low-power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only 30μW operating off a 2V battery.

All inputs and outputs of the IDT71981/IDT71982 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT71981/IDT71982 are packaged in either space-saving 28-pin, 400 mil hermetic DIPs, 28-pin 300 mil plastic DIP, 28-pin SOIC or 28-pin leadless chip carriers, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES**JANUARY 1989**


© 1989 Integrated Device Technology, Inc.

S4-96


DSC-1028/1

PIN CONFIGURATIONS

T-46-23-10




DIP/SOIC
TOP VIEW



LCC
TOP VIEW

LOGIC SYMBOL



PIN NAMES

A ₀ -A ₁₃	Address Inputs	D ₁ -D ₄	DATA _{IN}
CS ₁ , CS ₂	Chip Selects	Y ₁ -Y ₄	DATA _{OUT}
WE	Write Enable	GND	Ground
OE	Output Enable	V _{CC}	Power

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS

T-46-23-10

 $V_{CC} = 5.0V \pm 10\%$

SYMBOL	PARAMETER	TEST CONDITION	IDT71981/2S			IDT71981/2L			UNIT
			MIN.	TYP. ⁽¹⁾	MAX.	MIN.	TYP. ⁽¹⁾	MAX.	
I_{IL}	Input Leakage Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND to } V_{CC}$	MIL.						μA
			COM'L						
I_{LO}	Output Leakage Current	$V_{CC} = \text{Max.}$ $CS = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	MIL.						μA
			COM'L						
V_{OL}	Output Low Voltage	$I_{OL} = 10\text{mA}, V_{CC} = \text{Min.}$			0.5			0.5	V
		$I_{OL} = 8\text{mA}, V_{CC} = \text{Min.}$			0.4			0.4	V
V_{OH}	Output High Voltage	$I_{OL} = -4\text{mA}, V_{CC} = \text{Min.}$	2.4			2.4			V

NOTE:

1. Typical limits are at $V_{CC} = 5.0V, +25^\circ C$ ambient.DC ELECTRICAL CHARACTERISTICS ⁽¹⁾ $V_{CC} = 5.0V \pm 10\%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	POWER	71981/2S15	71981/2S19/20	71981/2S25 71981/2L25	71981/2S30/35 71981/2L30/35	71981/2S45/55 ⁽³⁾ 71981/2L45/55 ⁽³⁾	71981/2S70 71981/2L70	71981/2S85 71981/2L85	UNIT
			COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	COM'L MIL.	
I_{CC1}	Operating Power Supply Current $CS = V_{IL}$ Outputs Open $V_{CC} = \text{Max.}$ $f = 0^{(2)}$	S	135	120 140	100 125	100 110	100 110	— 110	— 110	mA
		L	—	—	85 110	85 95	85 95	— 95	— 95	
I_{CC2}	Dynamic Operating Current $CS = V_{IL}$ Outputs Open, $V_{CC} = \text{Max.}$ $f = f_{MAX}^{(2)}$	S	180	155 175	135 155	125 140	125 140	— 140	— 140	mA
		L	—	—	125 145	115/105 125/115	100 110	— 110	— 105	
I_{SB}	Standby Power Supply Current (TTL Level) $CS \geq V_{IL}$ $V_{CC} = \text{Max.}$ Outputs Open $f = f_{MAX}^{(2)}$	S	75	60 70	55 60	50/45 55/50	45 50	— 50	— 50	mA
		L	—	—	45 50	40/35 45/40	30 35	— 35	— 35	
I_{SB1}	Full Standby Power Supply Current (CMOS Level) $CS \geq V_{HC}$ $V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$ or $V_{IN} \leq V_{LC}, f = 0^{(2)}$	S	25	20 25	15 20	15 20	15 20	— 20	— 20	mA
		L	—	—	0.5 1.5	0.5 1.5	0.5 1.5	— 1.5	— 1.5	

NOTES:

1. All values are maximum guaranteed values.
2. At $f = f_{MAX}$ address and data inputs are cycling at the maximum frequency of read cycles of $1/t_{RC}$. $f = 0$ means no input lines change.
3. $-55^\circ C$ to $+125^\circ C$ temperature range only.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $V_{LO} = 0.2V$, $V_{HO} = V_{CC} - 0.2V$


T-46-23-10

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾		MAX.		UNIT
				$V_{CC} @$ 2.0V	$V_{CC} @$ 3.0V	$V_{CC} @$ 2.0V	$V_{CC} @$ 3.0V	
V_{DR}	V_{CC} for Data Retention	—	2.0	—	—	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CS} \geq V_{HO}$ $V_{IN} \geq V_{HO}$ or $\leq V_{LO}$	MIL.	10	15	600	900	μA
			COM'L.	10	15	150	225	
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time		0	—	—	—	—	ns
$t_R^{(3)}$	Operation Recovery Time		$t_{RC}^{(2)}$	—	—	—	—	ns
$I_{IL}^{(3)}$	Input Leakage Current		—	—	—	2	—	μA

NOTES:

- $T_A = +25^\circ C$
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

4

LOW V_{CC} DATA RETENTION WAVEFORM

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2





Figure 1. Output Load

Figure 2. Output Load
(for $t_{CLZ1,2}$, t_{OLZ} , $t_{CHZ1,2}$, t_{OHZ} ,
 t_{OW} and t_{WHZ})

* Including scope and jig.

IDT71981/IDT71982 CMOS STATIC RAMS 64K (16K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)

T-46-23-10


SYMBOL	PARAMETER	71981/2S15 ⁽¹⁾ /19/20		71981/2S25/30		71981/2S35/45		71981/2S55 ⁽²⁾		71981/2S70 ⁽²⁾		71981/2S85 ⁽²⁾		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{RC}	Read Cycle Time	15/20/20	—	25/30	—	35/45	—	55	—	70	—	85	—	ns
t_{AA}	Address Access Time	—	15/19/20	—	25/29	—	35/45	—	55	—	70	—	85	ns
$t_{ACS1,2}$	Chip Select-1, 2 Access Time ⁽³⁾	—	15/20/20	—	25/30	—	35/45	—	55	—	70	—	85	ns
$t_{CLZ1,2}$	Chip Select-1, 2 to Output in Low Z ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t_{OE}	Output Enable to Output Valid	—	8/9/9	—	11/18	—	20/25	—	35	—	45	—	55	ns
t_{OLZ}	Output Enable to Output in Low Z ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
$t_{CHZ1,2}$	Chip Select-1, 2 to Output in High Z ⁽⁴⁾	—	7/8/8	—	10/12	—	14	—	20	—	25	—	30	ns
t_{OHZ}	Output Disable to Output in High Z ⁽⁴⁾	—	7/8/8	—	9/12	—	15	—	20	—	25	—	30	ns
t_{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns
t_{PU}	Chip Select to Power Up Time ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	0	—	ns
t_{PD}	Chip Deselect to Power Down Time ⁽⁴⁾	—	15/20/20	—	25/30	—	35/45	—	55	—	70	—	85	ns

NOTES:



1. 0°C to +70°C temperature range only. Data for 20ns devices is preliminary for military temperature range.
2. -55°C to +125°C temperature range only.
3. Both chip selects must be active low for the device to be selected.
4. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1 ⁽¹⁾

T-46-23-10



4

TIMING WAVEFORM OF READ CYCLE NO. 2 ^(1, 2, 4)

TIMING WAVEFORM OF READ CYCLE NO. 3 ^(1, 3, 4)


NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{CS}_1 = V_{IL}$, $\overline{CS}_2 = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CS}_1$, and or $\overline{CS}_2$ transition low.
4. $OE = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state.
6. This parameter is guaranteed but not tested.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)

T-46-23-10


SYMBOL	PARAMETER	71981/2S15 ⁽¹⁾ /19/20		71981/2S25/30 71981/2L25/30		71981/2S35/45 71981/2L35/45		71981/2S55 ⁽²⁾ 71981/2L55 ⁽²⁾		71981/2S70 ⁽²⁾ 71981/2L70 ⁽²⁾		71981/2S85 ⁽²⁾ 71981/2L85 ⁽²⁾		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
WRITE CYCLE														
t _{WC}	Write Cycle Time	13/17/17	—	20/22	—	30/40	—	50	—	60	—	75	—	ns
t _{CW1,2}	Chip Select to End of Write	13/17/17	—	20/22	—	25/35	—	50	—	60	—	75	—	ns
t _{AW}	Address Valid to End of Write	13/17/17	—	20/22	—	25/35	—	50	—	60	—	75	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	13/17/17	—	20/22	—	25/35	—	50	—	60	—	75	—	ns
t _{WR1,2}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ}	Write Enable to Output High Z ^(3,5)	—	5/6/6	—	7/10	—	10/15	—	25	—	30	—	40	ns
t _{DW}	Data Valid to End of Write	8/10/10	—	13	—	15/20	—	25	—	30	—	35	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{OW}	Output Active from End of Write ^(3,5)	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{IV}	Data Valid to Output Valid ^(3,4)	—	12/15	—	20/25	—	30/35	—	40	—	45	—	50	ns
t _{WV}	Write Enable to Output Valid ^(3,4)	—	12/15	—	20/25	—	30/35	—	40	—	45	—	50	ns

NOTES:

- 0°C to +70°C temperature range only. Data for 20ns devices is preliminary for military temperature range.
- 55°C to +125°C temperature range only.
- This parameter guaranteed but not tested.
- For IDT71981S/L only.
- For IDT71982S/L only.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{WE}$ CONTROLLED TIMING) ⁽¹⁾

T-46-23-10




4

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS}$ CONTROLLED TIMING) ^(1,5)



TIMING WAVEFORM OF WRITE CYCLE NO. 3 ($\overline{WE}$ CONTROLLED, $\overline{OE}$ LOW) ^(1,5)

T-46-23-10



NOTES:

1. $\overline{WE}$ or $\overline{CS}_1$ or $\overline{CS}_2$ must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low $\overline{WE}$, a low $\overline{CS}_1$, and a low $\overline{CS}_2$.
3. t_{WR} is measured from the earlier of $\overline{CS}_1$, $\overline{CS}_2$ or $\overline{WE}$ going high to the end of the write cycle.
4. If the $\overline{CS}_1$ and or $\overline{CS}_2$ low transition occurs simultaneously with the $\overline{WE}$ low transitions or after the $\overline{WE}$ transition, outputs remain in a high impedance state.
5. $\overline{OE}$ is continuously low ($\overline{OE} = V_L$).
6. Transition is measured $\pm 200\text{mV}$ from steady state.
7. For IDT71981 only.
8. For IDT71982 only.
9. $\text{DATA}_{OUT} = \text{DATA}_{IN}$.

TRUTH TABLE

MODE	$\overline{CS}_1$	$\overline{CS}_2$	$\overline{WE}$	$\overline{OE}$	OUTPUT	POWER
Standby	H	X	X	X	High Z	Standby
Standby	X	H	X	X	High Z	Standby
Read	L	L	H	L	D_{OUT}	Active
Write (1)	L	L	L	L	D_{IN}	Active
Write (1)	L	L	L	H	High Z	Active
Write (2)	L	L	L	X	High Z	Active
Read	L	L	H	H	High Z	Active

NOTES:

1. For IDT71981 only.
2. For IDT71982 only.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$, $V_{CC} = 0\text{V}$)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	7	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	7	pF

NOTE:

1. This parameter is determined by device characterization but is not production tested.

INTEGRATED DEVICE

14E D


4825771 0003370 T

IDT71981/IDT71982 CMOS STATIC RAMS 64K (16K x 4-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ORDERING INFORMATION

T-46-23-10



4