

December 1992

## DESCRIPTION

The SSI 32P5491 is a bipolar integrated circuit that provides all data processing necessary for detection and qualification of MFM or RLL encoded read signals.


In read mode the SSI 32P5491 provides amplification and qualification of head preamplifier outputs. Pulse qualification is accomplished using level qualification of differentiated input zero crossings. An AGC amplifier is used to compensate for variations in head preamp output levels, presenting a constant input level to the pulse qualification circuitry. The AGC loop can be disabled so that a constant gain can be used for embedded servo decoding or other processing needs.

In write mode the circuitry is disabled and the AGC gain stage input impedance is switched to a lower level to allow fast settling of the input coupling capacitors during a write to read transition. The SSI 32P5491 requires a +5V power supply and is available in 28-pin PLCC and 24-pin SOL packages.

## FEATURES

- **Level qualification supports high resolution MFM and RLL encoded data retrieval**
- **Wide bandwidth AGC input amplifier**
- **Standard +5V  $\pm$  10% supplies**
- **Write to read transient suppression**
- **Fast and slow AGC attack regions for fast transient recovery**
- **$\leq \pm 1.0$  ns pulse pairing**
- **24 Mbit/s operation**
- **Power down mode (5 mW maximum)**
- **Low power**

## BLOCK DIAGRAM



1292 - rev.

2-55

# SSI 32P5491

## Pulse Detector

### CIRCUIT OPERATION

#### READ MODE

In read mode (R/W input high or open) the input signal is amplified and qualified using an AGC amplifier and pulse level qualification of the detected signal peaks.

An amplified head output signal is AC coupled to the IN+ and IN- pins of the AGC amplifier. Gain control is accomplished by full wave rectifying and amplifying the [(DIN+)-(DIN-)] voltage level and comparing it to a reference voltage level at the AGC pin.

The 32P5491 contains a dual rate attack charge pump. The value of the attack current is dependent on the instantaneous level at DIN±. For signal levels above 125% of the desired level a fast attack mode is invoked that supplies a 1.3 mA charge current to the network on the BYP pin. Between 125% and 100% of the desired level the circuit enters a slow attack mode and supplies 0.18 mA of charge current to the BYP pin.

Two decay modes are available and are automatically controlled within the device.

Upon a switch to write mode, the device will hold the gain at its previous value. When the device is then switched back to read mode the AGC holds the gain and stays in a low impedance state for 0.9 µs. It then switches into a fast/slow attack mode if the new gain required is less than the previously held gain or a fast decay mode if the gain required is more than its previous value. The fast decay current is 0.12 mA and stays on for 0.9 µs. After the 0.9 µs time period the device stays in a steady state slow attack, slow decay mode. The slow decay discharge current is 4.5 µA.

The AGC pin is internally biased so that the target differential voltage input at DIN± is 1.0 Vpp under nominal conditions. The voltage on this pin can be modified by tying a resistor between AGC and GND or VPA. A resistor to GND decreases the voltage level, while a resistor to VPA increases it. The resulting AGC voltage level is shown in Figure 1; where:

V = Voltage at AGC w/pin open (1V, nom)

Rint = AGC pin input impedance (4.0 kΩ, typ)

Rext = External resistor




FIGURE 1: AGC Voltage

The new DIN± input target level is nominally 1.0 Vpp/VAGC.

The maximum AGC amplifier output swing is 3.0 Vpp at OUT±, which allows for up to 6dB loss in any external filter between OUT± and DIN±.

AGC gain is a linear function of the BYP-pin voltage (VBYP) as shown in Figure 2.




FIGURE 2: AGC Gain

In the amplitude channel the signal is sent to a hysteresis comparator. The hysteresis threshold level is set so that it will be tripped only by valid signal pulses and not by baseband noise. It can be a fixed level or a fraction of the DIN± voltage level.

The latter approach is accomplished by using an external filter/network between the LEVEL and HYS pins. This allows setting the AGC slow attack and decay times slow enough to minimize time channel distortion and setting a shorter time constant for the hysteresis level. The LEVEL pin output is a rectified and amplified version of DIN±, 1.0 Vpp at DIN± results in 1.0 VO-pk nominally, at the LEVEL pin. A voltage divider is used from LEVEL to ground to set the Hysteresis threshold at a percentage of the peak DIN± voltage. For example,

if  $DIN_{\pm}$  is 1.0 Vpp, then using an equal valued resistor divider will result in 0.5 Vpk at the HYS pin. This will result in a nominal  $\pm 0.18V$  threshold or a 36% threshold of a  $\pm 0.500V$   $DIN_{\pm}$  input. The capacitor is chosen to set an appropriate time constant. This "feed forward" technique speeds up transient recovery by allowing qualification of the input pulses while the AGC is still settling. This helps in the two critical areas of write to read and head change recovery. Some care in the selection of the hysteresis level time constant must be exercised so as to not miss pattern (resolution) induced lower amplitude signals. The output of the hysteresis comparator is the "D" input of a D-type flip-flop. The DOUT pin is a comparator output signal for testing purposes only.

In the time channel the signal is differentiated to transform signal peaks to zero crossings which are detected and used to trigger a bi-directional one-shot. The one-shot output pulses are used as the clock input of the D flip-flop. The COUT pin provides the one-shot output for test purposes.

The differentiator function is accomplished by an external network between the DIF+ and DIF- pins. The transfer function from  $CIN_{\pm}$  to the comparator input (not  $DIF_{\pm}$ ) is:

$$A_v = \frac{-3536Cs}{LCs^2 + C(R + 52)s + 1}$$

where: C, L, R are external passive components  
 $15 \text{ pF} < C < 125 \text{ pF}$   
 $s = j\omega = j2\pi f$

During normal operation, the time channel clocks the D flip-flop on every positive and negative peak of the  $CIN_{\pm}$  input. The D input to the flip-flop only changes state when the  $DIN_{\pm}$  input exceeds the hysteresis comparator threshold opposite in polarity to the previous threshold exceeding peak.

The time channel, then, determines signal peak timing and the amplitude channel determines validity by blocking signal peaks that do not exceed the hysteresis comparator threshold. The delays in each of these channels to the D flip-flop inputs are well matched.

## WRITE MODE

In Write Mode the SSI 32P5491 Pulse Detector section is disabled and preset for the following Read Mode. The digital circuitry is disabled, the input AGC amplifier gain is held at its previous value and the AGC amplifier input impedance is reduced.

Holding the AGC amplifier gain and reducing input impedance shortens system Write to Read recovery times.

The lowered input impedance improves settling time by reducing the time constant of the network between the SSI 32P5491 and a head preamplifier such as the SSI 32R2020R. Write to read timing is controlled to maintain the reduced impedance for 0.9  $\mu s$  before the AGC circuitry is activated. Coupling capacitors should be chosen with as low a value as possible consistent with adequate bandwidth to allow more rapid settling.

## POWER DOWN MODE

A power down mode is provided to reduce power usage during the idle periods. Taking  $\overline{PDWN}$  low causes the device to go into complete shutdown dissipating a maximum 5 mW of power. When  $\overline{PDWN}$  returns high, the device executes the normal Write to Read recovery sequence.

## MODE CONTROL

The SSI 32P5491 circuit mode is controlled by the  $\overline{PDWN}$ ,  $\overline{HOLD}$ , and  $R/\overline{W}$  pins as shown in Table 1.

# SSI 32P5491

## Pulse Detector

R/W	HOLD	PDWN	
1	1	1	Read Mode, AGC Active
1	0	1	Read Mode AGC gain held constant*
0	X	1	Write Mode AGC gain held constant* Input impedance reduced
X	X	0	Power Down - low current disabled mode

\* AGC gain will drift at a rate determined by BYP and Hold mode discharge current.

**TABLE 1: Mode Control**

### PIN DESCRIPTION

NAME	TYPE	DESCRIPTION
VPA	I	Analog (+5V) power supply for pulse detector
AGND	I	Analog ground pin for pulse detector block
VPD	I	Digital (+5V) power supply pin
DGND	I	Digital ground pin
IN+, IN-	I	Analog signal input pins
OUT+, OUT-	O	Read path AGC Amplifier output pins
DIN+, DIN-	I	Analog input to the hysteresis comparator
CIN+, CIN-	I	Analog input to the differentiator
DIF+, DIF-	I/O	Pins for external differentiating network
COUT	O	Test point for monitoring the flip-flop clock input
DOUT	O	Test point for monitoring the flip-flop D-input
$\overline{RD}$	O	TTL compatible read output
BYP	I/O	An AGC timing capacitor or network is tied between this pin and AGND1
AGC	I	Reference input voltage for the read data AGC loop
LEVEL	O	Output from fullwave rectifier that may be used for input to the hysteresis comparator
HYS	I	Hysteresis level setting input to the hysteresis comparator
$\overline{HOLD}$	I	TTL compatible pin that holds the AGC gain when pulled low
$\overline{PDWN}$	I	Low state on this pin puts the device in a low power "off" state
R/W	I	Selects Read or Write mode

# ELECTRICAL SPECIFICATIONS

Recommended conditions apply unless otherwise specified.

## ABSOLUTE MAXIMUM RATINGS

Operation outside these rating limits may cause permanent damage to this device.

PARAMETER	RATING
5V Supply Voltage, VPA, VPD	6.0V
Pin Voltage (Analog pins)	-0.3 to VPA, + 0.3V
Pin Voltage (All others)	-0.3 to VPD + 0.3V or +12 mA
Storage Temperature	65 to 150°C
Lead Temperature (Soldering 10 sec.)	260°C

## RECOMMENDED OPERATING CONDITIONS

Currents flowing into the chip are positive.

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Supply Voltage (VPA & VPD)		4.5	5.0	5.5	V
Junction Temperature, Tj		25		135	°C
Ambient Temperature, Ta		0		70	°C

## POWER SUPPLY

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
IVPA    Supply Current IVPD	Outputs unloaded; PDWN = high or open		34	42	mA
Pd        Power dissipation	Ta = 25°C, outputs unloaded		170	230	mW
	PDWN = low, Outputs unloaded		2	5	mW

## LOGIC SIGNALS

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
VIL    Input Low Voltage		-0.3		0.8	V
VIH    Input High Voltage		2.0		VCC+0.3	V
IIL    Input Low Current	VIL = 0.4V	0.0		-0.4	mA
IIH    Input High Current	VIH = 2.4V			100	μA
VOL    Output Low Voltage	IOL = 4.0 mA			0.5	V
VOH    Output High Voltage	IOH = -400 μA	2.4			V

\* Output load is a 4K resistor to 5V and a 10 pF capacitor to DGND.

# SSI 32P5491

## Pulse Detector

### MODE CONTROL

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Enable to/from $\overline{\text{PDWN}}$ Transition Time	Settling time of external capacitors not included, pin high to/from low		20		$\mu\text{s}$
Read to Write Transition Time	$\text{R}/\overline{\text{W}}$ pin high to low		0.2	1.0	$\mu\text{s}$
Write to Read Transition Time	$\text{R}/\overline{\text{W}}$ pin low to high AGC settling not included	0.5	0.9	1.3	$\mu\text{s}$
$\overline{\text{HOLD}}$ On to/from $\overline{\text{HOLD}}$ Off Transition Time	$\overline{\text{HOLD}}$ pin high to/from low			1.0	$\mu\text{s}$

### READ MODE ( $\text{R}/\overline{\text{W}}$ is high)

#### AGC AMPLIFIER

Unless otherwise specified, recommended operating conditions apply. Input signals are AC coupled to  $\text{IN}\pm$  and amplitude is between 25 mVpp & 250 mVpp differential.  $\text{OUT}\pm$  are loaded differentially with  $>600\Omega$ , and each side is loaded with  $<10\text{ pF}$  to AGND, and AC coupled to  $\text{DIN}\pm$ . A 2000 pF capacitor is connected between BYP and AGND. AGC pin is open.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Gain Range	$1.0\text{ Vpp} \leq (\text{OUT}+) - (\text{OUT}-) \leq 3.0\text{ Vpp}$	4		80	V/V
Output Offset Voltage	Over entire gain range	-200	0	+200	mV
Maximum Output Voltage Swing	Set by BYP pin $\text{THD} \leq 5\%$	3.0			Vpp
Differential Input Resistance	$(\text{IN}+) - (\text{IN}-) = 100\text{ mVpp}$ @ 2.5 MHz		5.0		k $\Omega$
Differential Input Capacitance	$(\text{IN}+) - (\text{IN}-) = 100\text{ mVpp}$ @ 2.5 MHz			10	pF
Common Mode Input Impedance	$\text{R}/\overline{\text{W}} = \text{high}$		1.5		k $\Omega$
	$\text{R}/\overline{\text{W}} = \text{low}$		160		$\Omega$
Input Noise Voltage	Gain set to maximum, $\text{RS} = 0$ , BW = 15 MHz		6	15	nV/ $\sqrt{\text{Hz}}$
Bandwidth	-3 dB bandwidth at maximum gain	32			MHz
OUT+ & OUT- Pin Current	No DC path to AGND		3		mA
CMRR (Input Referred)	$(\text{IN}+) - (\text{IN}-) = 100\text{ mVpp}$ @ 2.5 MHz, gain set to max	40			dB
PSRR (Input Referred)	VPA1, 2 = 100 mVpp @ 2.5 MHz, gain set to max	30			dB

AGC AMPLIFIER (Continued)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
(DIN+) - (DIN-) Input Swing vs. AGC Input	$25 \text{ mVpp} \leq (\text{IN}+) - (\text{IN}-) \leq 250 \text{ mVpp}$ , HOLD = high, $0.5 \text{ Vpp} \leq (\text{DIN}+) - (\text{DIN}-) \leq 1.5 \text{ Vpp}$	0.9	1.0	1.1	Vpp/V
(DIN+) - (DIN-) Input Voltage Swing Variation	$25 \text{ mVpp} \leq (\text{IN}+) - (\text{IN}-) \leq 250 \text{ mVpp}$			6.0	%
AGC Voltage	AGC open	0.8	1.0	1.2	V
AGC Pin Input Impedance		3.5	4.0	5.5	k $\Omega$
Slow AGC Discharge Current	(DIN+) - (DIN-) = 0V	4	4.5	6	$\mu\text{A}$
Fast AGC Discharge Current	Starts at 0.9 $\mu\text{s}$ after R/W goes high, stops at 1.8 $\mu\text{s}$ after R/W goes high	98	120	150	$\mu\text{A}$
AGC Leakage Current	HOLD = low	-0.2	0	+0.2	$\mu\text{A}$
Slow AGC Charge Current	(DIN+) - (DIN-) = 0.8 VDC, vary AGC until slow charge begins	-0.12	-0.18	-0.24	mA
Fast AGC Charge Current	(DIN+) - (DIN-) = 0.8 VDC, V <sub>AGC</sub> = 3.0V	-0.9	-1.3	-1.7	mA
Fast to Slow Attack Switchover Point	$\frac{[(\text{DIN}+) - (\text{DIN}-)]}{[(\text{DIN}+) - (\text{DIN}-)]_{\text{FINAL}}}$		125		%
Gain Decay Time (Td)	(IN+) - (IN-) = 250 mVpp to 125 mVpp @ 2.5 MHz, (OUT+) - (OUT-) to 90% final value		20		$\mu\text{s}$
	(IN+) - (IN-) = 50 mVpp to 25 mVpp at 2.5 MHz (OUT+) - (OUT-) to 90% final value		70		$\mu\text{s}$
Gain Attack Time	R/W = low to high (IN+) - (IN-) = 250 mVpp @ 2.5 MHz, (OUT+) - (OUT-) to 110% final value		1.5		$\mu\text{s}$

WRITE MODE (R/W is low)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Common Mode Input Impedance			160		$\Omega$

# SSI 32P5491

## Pulse Detector

### HYSTERESIS COMPARATOR

Unless otherwise specified, recommended operating conditions apply. Input (DIN+) - (DIN-) is an AC coupled, 1.0 Vpp, 2.5 MHz sine wave. 0.5 VDC is applied to the HYS pin. R/W pin is high.

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Input Signal Range		0.6	1.0	1.5	Vpp
Differential Input Resistance	(DIN+) - (DIN-) = 100 mVpp @ 2.5 MHz	17.5	20	22.5	kΩ
Differential Input Capacitance	(DIN+) - (DIN-) = 100 mVpp @ 2.5 MHz			5.0	pF
Common Mode Input Impedance (Both Sides)		3.5	4.5	5.5	kΩ
Level Pin Output Voltage vs. (DIN+) - (DIN-)	0.6 Vpp < (DIN+) - (DIN-) < 1.5 Vpp, 10K between LEVEL and AGND		1		V/Vpp
Level Pin Output Offset Voltage	10 kΩ between level and AGND		170		mV
Level Pin Output Impedance	I <sub>LEVEL</sub> = 0.2 mA		330		Ω
Level pin Maximum Output Current		1.5			mA
Hysteresis Voltage at DIN± vs. HYS Pin Voltage	0.3 V < HYS < 1.0V		0.41		V/V
HYS Pin Input Current	0.5 V < HYS < 1.5V	0.0		-10	μA
DOUT Pin Output Low Voltage	5 kΩ from DOUT to GND		VPA -2.8		V
DOUT Pin Output High Voltage	5 kΩ from DOUT to GND		VPA -2.4		V



### ACTIVE DIFFERENTIATOR

Unless otherwise specified, recommended operating conditions apply. Input (CIN+) - (CIN-) is an AC-coupled, 1.0 Vpp, 2.5 MHz sine wave. 100Ω in series with 65 pF are tied from DIF+ to DIF-.

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Input Signal Range		0.6	1.0	1.5	Vpp
Differential Input Resistance	(CIN+) - (CIN-) = 100 mVpp @ 2.5 MHz	17.5	20	22.5	kΩ
Differential Input Capacitance	(CIN+) - (CIN-) = 100 mVpp @ 2.5 MHz			5.0	pF
Common Mode Input Impedance	Both sides	3.5	4.5	5.5	kΩ
Voltage Gain From CIN± to DIF±	(DIF+ to DIF-) = 2 kΩ		1		V/V
DIF+ to DIF- Pin Current	Differentiator impedance must be set so as to not clip the signal for this current level	±0.7			mA
COUT Pin Output Low Voltage	5 kΩ from COUT to GND		VPA -2.8		V
COUT Pin Output High Voltage	5 kΩ from COUT to GND		VPA -2.4		V
COUT Pin Output Pulse Width			47		ns




FIGURE 7: AGC Timing Diagram

SSI 32P5491  
Pulse Detector

QUALIFIER TIMING

Unless otherwise specified, recommended operating conditions apply. Inputs (CIN+) - (CIN-) and (DIN+) - (DIN-) are in-place as a coupled, 1.0 Vpp, 2.5 MHz sine wave. 100Ω in series with 65 pF are tied from DIF+ to DIF-. 0.5V is applied to the HYS pin. COUT and DOUT each have a 5 kΩ pull-down resistor (for test purposes only.) R/W pin is high.

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
Td1     D Flip-Flop Set Up Time	Minimum allowable time delay from (DIN+) - (DIN-) exceeding hysteresis point to (DIF+) - (DIF-) hitting a peak value.	0	6.0		ns
Td3     Propagation Delay	From positive peak to RD0* output pulse		30		ns
Td4     Propagation Delay	From negative peak to RD0* output pulse		30		ns
Td3-Td4   Pulse Pairing			0.3	1.0	ns
Td5     RD Output Pulse Width	RDW pin open	24	32	41	ns





FIGURE 8: Read Mode Digital Section Timing Diagram

## PACKAGE PIN DESIGNATIONS (Top View)




24-Lead SOL

CAUTION: Use handling procedures necessary for a static sensitive component.

## THERMAL CHARACTERISTICS: $\theta_{ja}$

24-Lead SOL	80°C/W
28-Pin PLCC	65°C/W



28-Pin PLCC

## ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 32P5491 Pulse Detector		
24-Lead SOL	32P5491-CL	32P5491-CL
28-Pin PLCC	32P5491-CH	32P5491-CH

**Preliminary Data:** Indicates a product not completely released to production. The specifications are based on preliminary evaluations and are not guaranteed. Small quantities are available, and Silicon Systems should be consulted for current information.

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680, (714) 573-6000, FAX: (714) 573-6914