10G101

T.45.07

### Carry Lookahead Generator 675 ps Propagation Delay / 1.4 GHz 10G PicoLogic™ Family

#### **FEATURES**

- . Typical input to carry output delay of 525 ps
- 150 ps output rise and fall times
- ECL and 10G PicoLogic™ compatible I/O
- Temperature and voltage compensated using VBB threshold reference input
- P input provided for compatibility with ECL adders
- On chip threshold reference voltage supply (VBBS)
- Available in 40 pin C-leaded or leadless chip carrier and die form
- Packages contain internal decoupling capacitors for optimum high frequency performance

#### **APPLICATIONS**

 Fast carry expander for 10G100 Adder and 10G181 ALU  Replacement of ECL carry look ahead generators for higher speed performance


#### **FUNCTIONAL DESCRIPTION**

The 10G101 is an ultra-fast carry look ahead generator capable of generating carry outputs in 525 ps (typical delay), four times faster that equivalent ECL carry look ahead generators. The time reduction is even greater for word sizes longer than 16 bits. At room temperature, each additional 10G101 adds only 425 ps to the input to carry output delay. Both polarities of the carry propagate inputs are provided. The P input is used for higher speed with GigaBit's 10G100 adder. The P input is included for direct interface with ECL adders. Speed can be improved by over 30% by replacing 100K ECL carry lookahead generators with the 10G101 in existing ECL adder designs. The 10G101 can process input signals from DC to 1.4 GHz.

For compatibility with other high speed logic families, the 10G101 features the PicoLogic™ family standard VBB input. This input allows the 10G101's threshold voltage to be controlled by the driving logic family. Therefore, mismatches in threshold level due to temperature and power supply variations can be compensated, providing high system noise immunity. An on-chip threshold voltage output (VBBS) is also provided.

The 10G101 is a member of the 10G PicoLogic<sup>™</sup> family of GaAs integrated circuits and is fabricated using GigaBit Logic's high volume GaAs MESFET process technology.

### **LOGIC DIAGRAM**




### 10G101 ORDERING INFORMATION

SPEED (Min 0° to 85° C)
1.4 GHz
10G101-2C
10G101-2L
10G101-2X

# GigaBit Logic

10G101 T-45-07





10G101 T-45-07

### 10G101 Truth Table and Operations

### Cn+4m Output

 $\overline{Cn+4m} = \overline{G3 + P3 \cdot G2 + P3 \cdot P2 \cdot G1 + P3 \cdot P2 \cdot P1 \cdot G0 + P3 \cdot P2 \cdot P1 \cdot P0 \cdot C0}$ 

			Inp	uts					Output	On south on
Cn	G0	PO	Gi	P1	G2	P2	G3	P3	Cn+4m	Operation
Х	Х	X	Х	X	Х	Χ	L	X	L	Carry generated by the 4th adder.
х	х	X	х	X	L	X	х	Ł	L	Carry generated by the 3rd adder and propagated by the 4th adder.
X	х	X	L	X	х	L	Х	L	L	Carry generated by the 2nd adder and propagated by the 3rd and 4th adder.
X	L	X	Х	L	Х	L	Х	L	L	Carry generated by the 1st adder and propagated by the 2nd, the 3rd and the 4th adder.
L	Х	L	Х	L	Х	L	Х	L	L	Carry supplied to the 1st adder and propagated by the 1st, the 2nd, the 3rd and the 4th adder.
All other combinations									н	No input carry, no generated carry or no propagated carry.

### • Cn+3m Output

 $Cn+3m = G2 + P2\cdot G1 + P2\cdot P1\cdot G0 + P2\cdot P1\cdot P0\cdot C0$ 

	Inputs										
Cn	G0	P0	G1	P1	G2	P2	Cn+3m				
Х	Х	Х	Х	Х	L	Χ	L				
X X X	X	Х	L	Х	Х	L	L				
X	L	Х	X	L	ΙX	Ŀ	L				
L	Х	L	Х	L	Х	L	L				
	Н										

### • Cn+2m Output

 $Cn+2m = G1 + P1 \cdot G0 + P1 \cdot P0 \cdot C0$ 

	Inputs									
Cn	GO	P0	Cn+2m							
X X L	X L X	X X L	L X X	X L L	L					
All of	All other combinations									

### • Cn+m Output

 $Cn+m = G0 + P0 \cdot C0$ 


ĺn	Output								
Cn	GO	Cn+m							
Х	L	L							
L	Х	L.	L						
Comb	othe		Н						

### Notes:

- · H: High voltage level
  - L: Low voltage level
  - X: don't care
  - m: number of bits per adder or ALU
  - n: input carry bit number
- P is used in the truth tables for compatibility with ECL adders. Truth tables for P (used with 10G100 Adders) can be derived by changing L to H in the P columns.
- Unused P inputs should be tied up to VTT. Unused P inputs should be tied up to VDD.



10G101 T-45-07





10G101 T-45-07

### DC CHARACTERISTICS

Tc = 0°C to 85°C, VSS = -3.5 V TO -3.3 V, VEE = -5.5 TO -5.1 V, VDDL = VDDO = Gnd., unless otherwise indicated

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		
VBBS ISS IEE PD	Threshold Reference Voltage Power Supply Current Power Supply Current Power Dissipation		-1.2 240 18 910	380 32 1460	V mA mA mW		

#### NOTE:

10G101-2

The remaining DC Characteristics are specified in the 10G PicoLogic™ Family Electrical Characteristics Table at the beginning of this section. This table notes parameter deviations to Family Characteristics and provides specific supplementary characteristics only.

**AC CHARACTERISTICS** 

 $VSS = -3.5V \ to \ -3.3V, \ VEE = -5.5V \ to \ -5.1V, \ VDDL = VDDO = 0V, \ unless \ otherwise \ indicated.$ 

(Note 1)

VDCH = VDDO

DADAMETED	Tc = 0°C		Tc = +25°C			Tc=+85°C		LIMITO	NOTES
PARAMETER	MIN	MAX	MIN	TYP	MAX	MIN	MAX	UNITS	NOTES
Input frequency	1.4		1.4	1.5		1.4		GHz	
Carry input (Cn) or carry generate (G) to carry outputs	325	575	325	425	575	325	575	ps	
Active high carry propagate (P) to carry outputs	350	675	350	525	675	350	675	ps	
Active low carry propagate (P) to carry outputs	375	700	375	550	700	375	700	ps	-
Output rise or fall time		200		150	200		225	ps	2
	Carry input (Cn) or carry generate (G) to carry outputs Active high carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs	PARAMETER  MIN  Input frequency Carry input (Cn) or carry generate (G) to carry outputs Active high carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs	PARAMETER  MIN MAX  Input frequency Carry input (Cn) or carry generate (G) to carry outputs Active high carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs	PARAMETER  MIN MAX MIN  Input frequency Carry input (Cn) or carry generate (G) to carry outputs Active high carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs	PARAMETER  MIN MAX MIN TYP  Input frequency Carry input (Cn) or carry generate (G) to carry outputs Active high carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs	Input frequency Carry input (Cn) or carry generate (G) to carry outputs Active high carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs Active low carry propagate (P) to carry outputs	MIN   MAX   MIN   TYP   MAX   MIN   Input frequency   1.4   325   575   325   425   575   325   1.4   1.5   1.4	MIN   MAX   MIN   TYP   MAX   MIN   MAX	Input frequency

Notes: 1. Test conditions (unless otherwise indicated):

VBB = -1.2V

 $VI\dot{H} = -0.7V$ 

VTT = -2.0VVTTC = VTT VIL = -1.7V

VOH ≥ -0.7V

RLOAD =  $50\Omega$  to VTT


VOL ≤ -1.7V

Input signal rise and fall time ≤ 150 ps

2. Rise and fall times are measured at the 20% and 80% points of the transition from VOL max to VOH min.

# (GBL) GigaBit Logic

### 10G101 T-45-07







### 24 PIN HYBRID **18 PIN PACKAGE**

T-90-20

### 24 PIN HYBRID PACKAGE



### 18 PIN LEADLESS CHIP CARRIER TYPE L1




All dimensions shown in inches and (millimeters)



### T-90-20 36 PIN PACKAGES


### 36 PIN LEADLESS CHIP CARRIER TYPE L36



#### NOTES:

- The package bottom thermal vias, top lid surface and 4 metallized corner castellations (when present) are all at Vss potential.
- 2) All dimensions in inches.
- 3) Plin #1 identifier may be an elongated pad or small, square gray marker.

# 36 I/O LEAD FLATPACK TYPE F




11




### T-90-20 **40 PIN PACKAGES**

### **40 PIN LEADLESS CHIP CARRIER** TYPE L



### **40 PIN LEADED CHIP CARRIER** TYPE C



#### NOTES:

- (1) Footprint is JEDEO standard outline.
  (2) Top surface vias (for terminating resistors and decoupling capacitions) are not available on prins 3,417,18, 23,24,37 and 38.
  (3) Top surface metal (not including vias) and prins 3 and 23 are litted at VTT pote of Recommended top surface chip resistors are 0,040 long by 0,030 wide by 0,010 thick typ, 100 mm min. normal power rating (Mint Systems MSC 200 wide by 0,010 thick typ, 25 of the principle of the power rating (Mint Systems MSC 200 wide by 0,010 thick typ, 25 of the principle of the principle
- or equivalent)
  (8) L40 and C40 packages are dimensionally identical except for contact finger width








68 & 132 PIN PACKAGES T-90-20

## 68 PIN LEADED CHIP CARRIER TYPE C1



(1) All dimensions in inches.

(2) a. C1A: Package lid, top, and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).

b. C1B: Package lid and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).

## 132 PIN LEADED CHIP CARRIER TYPE C3

