



UC3842G

LINEAR INTEGRATED CIRCUIT

HIGH PERFORMANCE CURRENT MODE CONTROLLER

■ DESCRIPTION


The UTC **UC3842G** of high performance current mode controller is specifically designed for off-line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. This integrated circuit features approximately 300µA start up current, a precision reference trimmed the error amplifier input. Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, and so on.

■ FEATURES

- * Low startup and operating current
- * User defined switching frequency(Norm is 52kHz)
- * Power-saving mode for low power
- * Under voltage lockout with hysteresis
- * Over voltage protection
- * Latching PWM for Cycle-By-Cycle current limiting
- * Internally trimmed reference with undervoltage lockout

■ ORDERING INFORMATION


Ordering Number			Package	Packing
Normal	Lead Free	Halogen Free		
UC3842G-S08-R	UC3842GL-S08-R	UC3842GP-S08-R	SOP-8	Tape Reel
UC3842G-S08-T	UC3842GL-S08-T	UC3842GP-S08-T	SOP-8	Tube
UC3842G-D08-T	UC3842GL-D08-T	UC3842GP-D08-T	DIP-8	Tube



Lead-free: UC3842GL
Halogen-free: UC3842GP

<p>UC3842GL-S08-T</p> <p>(1)Packing Type (2)Package Type (3)Lead Plating</p>	<p>(1) T: Tube, R: Tape Reel (2) D08: DIP-8, S08: SOP-8 (3) P: Halogen Free, L: Lead Free, Blank: Pb/Sn</p>
--	---


■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	I/O	Function
1	COMP	O	This pin is error amplifier output
2	FB	I	The error amplifier inverting input
3	CS	I	Current sense input
4	CT	I	The capacitor controlling switch frequency
5	GND		Ground
6	OUT	O	Output to the gate of external power MOS
7	V _{CC}		Supply voltage
8	V _{REF}	O	Inter 5V reference voltage output

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (Low Impedance Source)	V_{CC}	30	V
Supply Voltage ($I_{CC}<30\text{mA}$)	V_{CC}	Self Limiting	V
Output Current (Peak)	$I_{O(PEAK)}$	± 1	A
Output Energy (Capacity load)		5	μJ
Junction Temperature	T_J	+150	$^\circ\text{C}$
Operating Temperature	T_{OPR}	-40 ~ +125	$^\circ\text{C}$
Storage Temperature	T_{STG}	-65 ~ +150	$^\circ\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS

($0^\circ\text{C}\leq T_a\leq 70^\circ\text{C}$, $V_{CC}=15\text{V}$, $C_T=3.3\text{nF}$, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
STANDBY SECTION						
Reduce Frequency Point of Standby Mode	V_{COMP}	Right load		2.2		V
REFERENCE SECTION						
Reference Output Voltage	V_{REF}	$I_{OUT}=1.0\text{mA}$	4.95	5.0	5.05	V
Line Regulation	ΔV_{REF}	$12\text{V}\leq V_{CC}\leq 25\text{V}$		3	20	mV
Load Regulation	ΔV_{REF}	$I_{OUT}=1.0\text{mA}$ to 20mA		8	25	mV
Output Short Circuit Current	I_{SC}		-30	-65	-180	mA
OSCILLATOR SECTION						
Frequency	f_{OSC}	Normal	49	52	55	KHz
Frequency Change	$\Delta f_{OSC}/\Delta V$	$12\text{V}\leq V_{CC}\leq 25\text{V}$		0.2	1.0	%
Oscillator Voltage	$V_{OSC(P-P)}$			1.6		V
	V_{OSCL}			1.2		V
	V_{OSCH}			2.8		V
ERROR AMPLIFIER SECTION						
Input Voltage	$V_{I(EA)}$	$V_{COMP}=2.5\text{V}$	2.42	2.50	2.58	V
Input Bias Current	$I_{I(BIAS)}$	$V_{FB}=5\text{V}$		-0.3	-2	μA
AVOL		$2\text{V}\leq V_{OUT}\leq 4\text{V}$	60	90		dB
Unity Gain Bandwidth		$T_J=25^\circ\text{C}$ (Note1)	0.7	1		MHz
PSRR		$12\text{V}\leq V_{CC}\leq 25\text{V}$	60	70		dB
Output Sink Current	I_{SINK}	$V_{FB}=2.7\text{V}$, $V_{COMP}=1.1\text{V}$	2	4		mA
Output Source Current	I_{SOURCE}	$V_{FB}=2.3\text{V}$, $V_{COMP}=5\text{V}$	-0.5	1		mA
V_{OUT} High	V_{OH}	$V_{FB}=2.3\text{V}$, $R_L=15\text{K}$ to GND	5.0	5.6		V
V_{OUT} Low	V_{OL}	$V_{FB}=2.7\text{V}$, $R_L=15\text{K}$ to V_{REF}		0.8	1.1	V
CURRENT SENSE SECTION						
Gain	G_V	(Note2,3)	2.85	3	3.15	V/V
Maximum Input Signal	$V_{I(MAX)}$	$V_{COMP}=5\text{V}$ (Note2)	0.9	1	1.1	V
PSRR		$12\text{V}\leq V_{CC}\leq 25\text{V}$		70		dB
Input Bias Current	I_{BIAS}			-2	-10	μA
Delay to Output				150	300	nS

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
OUTPUT SECTION						
Output Voltage With UVLO Active	$V_{OL(UVLO)}$	$V_{CC}=6V, I_{SINK}=0.1mA;$ $V_{CC}=7.5V, I_{SINK}=1mA$		0.8	1.1	V
Output Voltage	V_{OL}	$I_{SINK}=20mA$		0.1	0.4	V
		$I_{SINK}=200mA$		1.6	2.2	V
	V_{OH}	$I_{SOURCE}=20mA$	13	14.5		V
$I_{SOURCE}=200mA$		12	14.6		V	
Output Voltage Rise and Fall time	t_R	$C_L=1.0nF(\text{Note1})$		100	150	nS
	t_F	$C_L=1.0nF(\text{Note1})$		100	150	
UNDER VOLTAGE LOCKOUT SECTION						
Startup Threshold	$V_{TH(STAR-UP)}$		13.5	15	16.5	V
Min Operating Voltage	$V_{OPR(MIN)}$	After Turn-ON	8.5	10	11.5	V
PWM SECTION						
Max Duty Cycle	D_{MAX}		92	94		%
Minimum Duty Cycle	D_{MIN}				0	%
TOTAL DEVICE						
Power Supply Zener Voltage	V_Z	$I_{CC}=25mA$	30	39		V
Power Operating Supply Current	I_{CC}	Note2		7	10	mA
Startup Current	$I_{START-UP}$	$V_{CC}=14V, UVLO \text{ Active}$		15	40	μA


- Note: 1. These parameters, although guaranteed, are not 100% tested in production.
 2. Parameters measured at trip point of latch with $V_{FB}=0$.
 3. Gain defined as: $A = \Delta V_{COMP} / \Delta V_{CS}; 0 \leq V_{CS} \leq 0.8V$

■ OPEN-LOOP TEST CIRCUIT




High peak current associated with capacity loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin5 in single point GND.

■ UNDER-VOLTAGE LOCKOUT




During Under-Voltage Lockout, the output driver is biased to a high impedance state. Pin6 should be shunt to GND with a bleeder resistor to prevent activating the power switch with output leakage currents.

■ ERROR AMPLIFIER CONFIGURATION



Error amplifier can source or sink up to 0.5mA


■ CURRENT SENSE CIRCUIT



Peak current (I_s) determined by the formula: $I_{S\text{MAX}} = 1V/R_s$. A small RC filter be required to suppress switch transients


■ OSCILLATOR AND STANDBY MODE

We can judge the state of output load through the voltage of PIN1. In order to reduce the standby power, it will reduce the OSC frequency at right load. When $V_{\text{COMP}} \leq 2.2V$, the OSC frequency begins to reduce. The normal frequency is 52KHz, the minimum frequency is 14KHz.



OSC triangle wave

■ SHUTDOWN TECHNIQUE



Shutdown UTC **UC3842G** can be accomplished by two methods; either raise pin 3 above 1V or pull Pin 1 below a voltage two diode drops above ground.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.