

LH5316500A

CMOS 16M (2M × 8 / 1M × 16)
Mask-Programmable ROM

FEATURES

- 2,097,152 × 8 bit organization (Byte mode)
1,048,576 × 16 bit organization (Word mode)
- Access time: 150 ns (MAX.)
- Power consumption:
Operating: 275 mW (MAX.)
Standby: 550 μW (MAX.)
- Fully-static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package:
42-pin, 600-mil DIP
44-pin, 600-mil SOP
48-pin, 12 × 18 mm² TSOP (Type I)

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package

DESCRIPTION

The LH5316500A is a 16M-bit mask-programmable ROM organized as 2,097,152 × 8 bits (Byte mode) or 1,048,576 × 16 bits (Word mode) that can be selected by a $\overline{\text{BYT}}$ input pin. It is fabricated using silicon-gate CMOS process technology.

SHARP CORP

61E D

8180798 0009963 958 SRPJ




Figure 2. Pin Connections for SOP Package




Figure 3. Pin Connections for TSOP Package




Figure 4. LH5316500A Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₁ - A ₁₉	Address input
D ₀ - D ₁₅	Data output
$\overline{\text{BYTE}}$	Byte/word switch
$\overline{\text{CE}}$	Chip Enable input

SIGNAL	PIN NAME
$\overline{\text{OE}}$	Output Enable input
V _{CC}	Power supply (+5 V)
GND	Ground

TRUTH TABLE

CE	OE	BYTE	A-1 (D15)	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
				D0 - D7	D8 - D15	LSB	MSB	
H	X	X	X	High-Z	High-Z	-	-	Standby (I _{SB})
L	H	X	X	High-Z	High-Z	-	-	Operating (I _{CC})
L	L	H	-	D0 - D7	D8 - D15	A0	A19	Operating (I _{CC})
L	L	L	L	D0 - D7	High-Z	A-1	A19	Operating (I _{CC})
L	L	L	H	D8 - D15	High-Z	A-1	A19	Operating (I _{CC})

NOTES:

X = H or L; High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V _{IH}		2.2	V _{CC} + 0.3	V	
Input 'Low' voltage	V _{IL}		-0.3	0.8	V	
Output 'High' voltage	V _{OH}	I _{OH} = -400 μA	2.4		V	
Output 'Low' voltage	V _{OL}	I _{OL} = 2.0 mA		0.4	V	
Input leakage current	I _{I1}	V _{IN} = 0 V to V _{CC}		10	μA	
Output leakage current	I _{O1}	V _{OUT} = 0 V to V _{CC}		10	μA	1
Operating current	I _{CC1}	t _{RC} = 150 ns		50	mA	2
	I _{CC2}	t _{RC} = 1 μs		40		
Standby current	I _{SB1}	CE = V _{IH}		2	mA	
	I _{SB2}	CE = V _{CC} - 0.2 V		100		
Input capacitance	C _{IN}	f = 1 MHz, T _A = 25°C		10	pF	
Output capacitance	C _{OUT}			10	pF	

NOTES:

1. CE = V_{IH}, OE = V_{IH}, outputs open
2. V_{IN} = V_{IH}/V_{IL}, CE = V_{IL}, outputs open

SHARP CORP

61E D ■ 8180798 0009966 667 ■ SRPJ

AC CHARACTERISTICS ($V_{CC} = 5\text{ V} \pm 10\%$, $T_A = 0\text{ to }+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	150		ns	
Address access time	t_{AA}		150	ns	
Chip enable time	t_{ACE}		150	ns	
Output enable time	t_{OE}		70	ns	
Output hold time	t_{OH}	5		ns	
CE to output in High-Z	t_{CHZ}		60	ns	1
OE to output in High-Z	t_{OHZ}		60	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL + 100 pF





Figure 5. Byte Mode (BYTE = VIL)

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.



NOTE: The output data becomes valid when the last interval, t_{AA}, t_{ACE}, or t_{OE}, have concluded.

5316500A-4

Figure 6. Word Mode (BYTE = VIH)

ORDERING INFORMATION

LH5316500A Device Type	X Package	- ## Speed
		15 150 Access Time (ns)
		{ D 42-pin, 600-mil DIP (DIP42-P-600) N 44-pin, 600-mil SOP (SOP44-P-600) T 48-pin, 12 x 18 mm ² TSOP (Type I) (TSOP48-P-1218)
CMOS 16M (2M x 8 OR 1M x 16) Mask-Programmable ROM		
Example: LH5316500AD-15 (CMOS 16M (2M x 8) Mask-Programmable ROM, 150 ns, 42-pin, 600-mil DIP)		

5316500A-5