# MEMORY смоs 4 M × 4 BITS FAST PAGE MODE DYNAMIC RAM

# MB81V16400B-50/-60

#### CMOS 4,194,304 × 4 BITS Fast Page Mode Dynamic RAM

#### DESCRIPTION

The Fujitsu MB81V16400B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V16400B features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB81V16400B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16400B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V16400B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16400B are not critical and all inputs are LVTTL compatible.

Para	meter	MB81V16400B-50	MB81V16400B-60
RAS Access Time		50 ns max.	60 ns max.
Random Cycle Time		90 ns min.	110 ns min.
Address Access Tim	e	25 ns max.	30 ns max.
CAS Access Time		13 ns max.	15 ns max.
Fast Page Mode Cyc	le Time	35 ns min.	40 ns min.
Low Power	Operating Current	324 mW max.	270 mW max.
Dissipation	Standby Current	3.6 mW max. (TTL level) /	1.8 mW max. (CMOS level)

### ■ PRODUCT LINE & FEATURES

- 4,194,304 words × 4 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTL compatible
- 4096 refresh cycles every 65.6 ms
- Early Write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

### PACKAGE



### Package and Ordering Information

- 26-pin plastic (300mil) TSOP (II) with normal bend leads, order as MB81V16400B-xxPFTN
- 26-pin plastic (300mil) SOJ, order as MB81V16400B-xxPJ



### ■ PIN ASSIGNMENTS AND DESCRIPTIONS

<b>26-Pin</b> (TO <normal ben<="" th=""><th><b>TSOP (II)</b> P VIEW) d: FPT-26P-M05&gt;</th><th></th><th><b>26-Pin SC</b> (TOP VIEV <lcc-26p-m< th=""><th><b>)J</b> V) 109&gt;</th></lcc-26p-m<></th></normal>	<b>TSOP (II)</b> P VIEW) d: FPT-26P-M05>		<b>26-Pin SC</b> (TOP VIEV <lcc-26p-m< th=""><th><b>)J</b> V) 109&gt;</th></lcc-26p-m<>	<b>)J</b> V) 109>
$ \begin{array}{c}  Vcc \\  DQ_1 \\  DQ_2 \\  WE \\  H \\  RAS \\  A_11 \\  H \\  A_5 \\  A_{11} \\  H \\  B \\  A_0 \\  9 \\  A_1 \\  H \\  B \\  B \\  9 \\  A_1 \\  H \\  B \\  9 \\  A_1 \\  H \\  10 \\  A_2 \\  H \\  11 \\  A_3 \\  H \\  12 \\  Vcc \\  H \\  13 \\  (Mark \\  H \\  $	26 1 25 1 24 1 23 1 22 1 21 1 19 1 18 1 17 1 16 1 15 1 4 1 15 1 14 1	Vss       Vcc       I         DQ4       DQ1       I         DQ3       DQ2       I         CAS       WE       I         OE       RAS       I         A9       A11       I         A8       A10       I         A6       A1       I         A5       A2       I         Vss       Vcc       I	1 2 3 4 5 6 8 9 10 11 12 13	26   Vss 25   DQ4 24   DQ3 23   CAS 22   OE 21   A9 19   A8 18   A7 17   A6 16   A5 15   A4 14   Vss
	Designator	Funct	ion	
		Data Input/ Outp	ut	

Designator	Function
DQ1 to DQ4	Data Input/ Output
WE	Write enable
RAS	Row address strobe
A <sub>0</sub> to A <sub>11</sub>	Address inputs
Vcc	+3.3 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground

Operation Mode		Clock Input		Addres	Address Input		Input Data		Noto	
	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	Х		—		High-Z	—	
Read Cycle	L	L	Н	L	Valid	Valid		Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х			_	High-Z	Yes	tcsռ ≥ tcsռ (min)
Hidden Refresh Cycle	H→L	L	H→X	L		_		Valid	Yes	Previous data is kept.

### ■ FUNCTIONAL TRUTH TABLE

X: "H" or "L"

\* : It is impossible in Fast Page Mode.

### ■ FUNCTIONAL OPERATION

#### **ADDRESS INPUTS**

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A<sub>0</sub> to A<sub>11</sub>) are available, the row and column inputs are separately strobed by RAS and CAS as shown in Figure 1. First, twelve row address bits are input on pins A<sub>0</sub>-through-A<sub>11</sub> and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t<sub>RAH</sub> (min)+ t<sub>T</sub> is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

#### DATA INPUT

Input data is written into memory in either of three basic ways–an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ<sub>1</sub> to DQ<sub>4</sub>) is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$  because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

#### DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- tcac : from the falling edge of  $\overline{CAS}$  when trcd is greater than trcd (max).
- $t_{AA}$ : from column address input when  $t_{RAD}$  is greater than  $t_{RAD}$  (max).
- to EA : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.

The data remains valid until either CAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of  $1,024 \times 4$ -bits can be accessed and, when multiple MB81V16400Bs are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current		-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	۵°

WARNING: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
	*1	Vcc	3.0	3.3	3.6	V	
	I	Vss	0	0	0		0°C to 170°C
Input High Voltage, All Inputs	*1	Vін	2.0	—	Vcc + 0.3	V	0000+700
Input Low Voltage, All Inputs*	*1	VIL	-0.3	_	0.8	V	

\*: Undershoots of up to -1.2 volts with a pulse width not exceeding 20 ns are acceptable.

### ■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to A11	CIN1	—	5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2	_	5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ	—	7	pF

### ■ DC CHARACTERISTICS

### (At recommended operating conditions unless otherwise noted.) Note 3

Deremeter	Nataa		Symbol	Condition	Va		Value	
Parameter	notes		Symbol	Condition	Min.	Тур.	Max.	Unit
Output High Voltage			Vон	Іон = -2.0 mA	2.4	_	—	V
Output Low Voltage			Vol	lo∟= +2.0 mA	—	_	0.4	V
Input Leakage Current (Any Input)		Input)	lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{under test} = 0 \ V \end{array}$	-10	_	10	μΑ
Output Leakage Cur	rent		IO(L)	0 V ≤ Vouт ≤ Vcc; Data out disabled	-10		10	
Operating Current	*2	MB81V16400B-50		RAS & CAS cycling;			90	mΔ
Supply Current)	2	MB81V16400B-60		t <sub>RC</sub> = min			75	
Standby Current	*0	TTL Level	loos	$\overline{RAS} = \overline{CAS} = V_{IH}$		_	1.0	mA
Current)	Z	CMOS Level	- ICC2	$\overline{\text{RAS}} = \overline{\text{CAS}} \ge V_{\text{CC}} - 0.2 \text{ V}$			0.5	IIIA
Refresh Current #1	*0	MB81V16400B-50	loos	CAS = V⊮, RAS cycling;			90	m۸
Supply Current)	Z	MB81V16400B-60		t <sub>RC</sub> = min			75	
Fast Page Mode	*0	MB81V16400B-50	lee.	RAS = V⊩, CAS cycling;			80	m ^
Current	Z	MB81V16400B-60	- ICC4	t <sub>PC</sub> = min			70	
Refresh Current #2	*0	MB81V16400B-50	loor	RAS cycling;			90	m۸
Supply Current)	Z	MB81V16400B-60	1005	$t_{RC} = min$			75	

### ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	Descention	Neter	0	MB81V1	6400B-50	MB81V1	11	
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		<b>t</b> REF	_	65.6	—	65.6	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	90	—	110	—	ns
3	Read-Modify-Write Cycle Time		trwc	126	_	150	—	ns
4	Access Time from RAS	*6,9	<b>t</b> RAC	_	50	_	60	ns
5	Access Time from CAS	*7,9	tcac	_	13	_	15	ns
6	Column Address Access Time	*8,9	<b>t</b> AA	_	25	_	30	ns
7	Output Hold Time		tон	3	—	3	—	ns
8	Output Buffer Turn On Delay Time		ton	0	—	0	—	ns
9	Output Buffer Turn Off Delay Time	*10	toff		13		15	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		<b>t</b> RP	30		40	_	ns
12	RAS Pulse Width		<b>t</b> RAS	50	100000	60	100000	ns
13	RAS Hold Time		<b>t</b> RSH	13		15		ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	5		5		ns
15	RAS to CAS Delay Time	*11,12	<b>t</b> RCD	17	37	20	45	ns
16	CAS Pulse Width		<b>t</b> CAS	13		15		ns
17	CAS Hold Time		<b>t</b> csн	50		60		ns
18	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	7	_	10		ns
19	Row Address Set Up Time		<b>t</b> asr	0		0		ns
20	Row Address Hold Time		<b>t</b> RAH	7		10	_	ns
21	Column Address Set Up Time		tasc	0		0	_	ns
22	Column Address Hold Time		tсан	7		10	_	ns
23	Column Address Hold Time from RAS		<b>t</b> ar	24		30		ns
24	RAS to Column Address Delay Time	*13	<b>t</b> RAD	12	25	15	30	ns
25	Column Address to RAS Lead Time		<b>t</b> RAL	25		30	_	ns
26	Column Address to CAS Lead Time		<b>t</b> CAL	25		30		ns
27	Read Command Set Up Time		trcs	0		0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	trcн	0	_	0	_	ns
30	Write Command Set Up Time	*15	twcs	0	_	0		ns
31	Write Command Hold Time		twcн	7	—	10	_	ns
32	Write Hold Time from RAS		twcr	24	—	30	—	ns

(Continued)

(Continued)

Na	No. Baramatar		Symbol	MB81V1	6400B-50	MB81V16400B-60		Unit
NO.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
33	WE Pulse Width		twp	7	_	10		ns
34	Write Command to RAS Lead Time		<b>t</b> RWL	13	—	15	—	ns
35	Write Command to CAS Lead Time		<b>t</b> cwL	13	—	15	—	ns
36	DIN Set Up Time		tos	0	_	0	_	ns
37	DIN Hold Time		tон	7	_	10	_	ns
38	Data Hold Time from RAS		<b>t</b> DHR	24	—	30	—	ns
39	RAS to WE Delay Time	*20	<b>t</b> rwd	68	—	80	—	ns
40	CAS to WE Delay Time	*20	tcwp	31	—	35	—	ns
41	Column Address to WE Delay Time	*20	tawd	43	—	50	—	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)		<b>t</b> RPC	5	_	5	_	ns
43	CAS Set Up Time for CAS-before- RAS Refresh		<b>t</b> csr	0	_	0		ns
44	CAS Hold Time for CAS-before- RAS Refresh		<b>t</b> CHR	10	_	10		ns
45	WE Set Up Time from RAS		twsr	0	—	0	—	ns
46	WE Hold Time from RAS		<b>t</b> whr	10	—	10	—	ns
47	Access Time from OE	*9	<b>t</b> OEA	_	13	_	15	ns
48	Output Buffer Turn Off Delay from $\overline{OE}$	*10	toez	_	13	_	15	ns
49	$\overline{OE}$ to $\overline{RAS}$ Lead Time for Valid Data		<b>t</b> OEL	5	_	5	_	ns
50	$\overline{OE}$ Hold Time Referenced to $\overline{WE}$	*16	tоен	5		5		ns
51	OE to Data in Delay Time		toed	13	_	15	_	ns
52	CAS to Data in Delay Time		<b>t</b> CDD		13		15	ns
53	DIN to CAS Delay Time	*17	<b>t</b> DZC	0	_	0	_	ns
54	DIN to OE Delay Time	*17	<b>t</b> dzo	0	_	0	_	ns
55	Fast Page Mode RAS Pulse Width		<b>t</b> rasp	_	100000	_	100000	ns
60	Fast Page Mode Read/Write Cycle Tim	е	<b>t</b> PC	35	—	40		ns
61	Fast Page Mode Read-Modify-Write Cycle Time		<b>t</b> PRWC	71	_	80	—	ns
62	Access Time from CAS Precharge	*9,18	<b>t</b> CPA		30	_	35	ns
63	Fast Page Mode CAS Precharge Time		<b>t</b> CP	7	—	10	—	ns
64	Fast Page Mode RAS Hold Time from CAS Precharge		<b>t</b> RHCP	30	_	35		ns
65	Fast Page Mode CAS Precharge to WE Delay Time		<b>t</b> CPWD	48	_	55	_	ns

#### Notes: \*1. Referenced to Vss.

- \*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as  $\overline{RAS} = V_{IL}$ ,  $\overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ . Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ . Icc2 is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ .
- \*3. An initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 5$  ns.
- \*5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V<sub>IH</sub> (min) and V<sub>IL</sub> (max) for measuring timing of input signals. Also, the transition time (t<sub>T</sub>) is measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max). The output reference levels are V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- \*6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- \*7. If  $trcd \ge trcd$  (max),  $trad \ge trad$  (max), and  $tasc \ge taa$  tcac  $t\tau$ , access time is tcac.
- \*8. If  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{AA} t_{CAC} t_T$ , access time is  $t_{AA}$ .
- \*9. Measured with a load equivalent to one TTL loads and 100 pF.
- \*10. toff and toez is specified that output buffer change to high-impedance state.
- \*11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*12. trcd (min) = trah (min)+ 2 tr + tasc (min).
- \*13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- \*14. Either tRRH or tRCH must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that CAS-before-RAS refresh.
- \*20. twcs, tcwp, trwp, and tawp are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state thoughout the entire cycle. If tcwp > tcwp (min), trwp > trwp (min), and tawp > tawp (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwn, tcwn, and trans transfer to the selections.













This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>CPA</sub>, or t<sub>OEA</sub>, whichever one is the latest in occurring.







During the fast page mode of operation, the read-modify-write cycle can be executed by switching  $\overline{WE}$  from High to Low after input date appears at the DQ pins during a normal cycle.



#### DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DOUT pin is kept in a high-impedance state.



counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.







- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.

4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.

- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

No.	Paramotor	Symbol	MB81V1	6400B-60	MB81V1	6400B-60	Unit
	Falameter	Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	<b>t</b> FCAC	_	45	_	50	ns
91	Column Address Hold Time	<b>t</b> FCAH	35		35	_	ns
92	CAS to WE Delay Time	<b>t</b> FCWD	63		70		ns
93	CAS Pulse Width	<b>t</b> FCAS	45		50		ns
94	RAS Hold Time	tFRSH	45		50		ns

(At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

#### PACKAGE DIMENSIONS



### ■ PACKAGE DIMENSIONS



# **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED **Corporate Global Business Support Division Electronic Devices** KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.