D3448, MARCH 1990-REVISED OCTOBER 1990

- High-Speed Bus Transceivers With Parity Generator/Checker
- Parity-Error-Flag Open-Drain Output
- Register for Storage of the Parity-Error Flag
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

The 'AC11833 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the ERR output will indicate whether or not an error in the B data has occurred. The output enable inputs OEA and OEB can be used to disable the device so that the buses are effectively isolated.


A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-drain parity error flag (ERR). ERR is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the CLR input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 54AC11833 is characterized for operation over the full military temperature range of – 55°C to 125°C. The 74AC11833 is characterized for operation from – 40°C to 85°C.

54AC11833 ... JT PACKAGE 74AC11833 ... DW OR NT PACKAGE (TOP VIEW)



54AC11833 . . . FK PACKAGE (TOP VIEW)



PRODUCT PREVIEW

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Fease instruments reserves the right to change or discontinue these products without notice.



Copyright © 1990, Texas Instruments Incorporated

POST OFFICE BOX 655303 * DALLAS, TEXAS 75265

2-53

PRODUCT PREVIEW

Function Table


			INPUT	s		OUTPUT AND I/O				
OEB	OEA	CLR	CLK	Al Σ of H's	Bi [†] Σ of H's	Α	В	PARITY	ERR	FUNCTION
L	Н	×	×	Odd Even	NA	NA	Α	L H	NA	A data to B bus and Generate Parity
Н	L	Н	†	NA	Odd Even	В	NA	NA	ГΙ	B Data to A Bus and Check Parity
×	Х	L	Х	×	×	Х	NA .	NA	Н	Clear Error Flag Register
н	н	H L H	No† No† †	X X Odd Even	×	z	z	z	Γ I I S	Isolation [‡]
L	L.	х	х	Odd Even	NA	NA	Α	H L	NA	A Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ In this mode, the ERR output, when clocked, shows inverted parity of the A bus.

logic diagram (positive logic)





POST OFFICE BOX 655303 * DALLAS, TEXAS 75265


D3448, MARCH 1990-REVISED OCTOBER 1990

Error-Flag Function Table

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	ОИТРИТ	FUNCTION
CLR	CLK	POINT "P"	ERR n-1	ERR	
Н	Ť	н	н	н	7,00
н	Ť,	×	L	L	Sample
н	1	L	×	L	,
L	Х	х	х	н	Clear

ERR n-1 represents the state of the ERR output before any changes at CLR, CLK, or point "P".

error-flag waveforms



PRODUCT PREVIEW



2-55

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	– 0.5	V to 7 V
Input voltage range, V _I (see Note 1) – 0.		
Output voltage range, VO (see Note 1) 0.	5 V to V _{CC}	+ 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC)		±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})		
Continuous current through V _{CC} or GND pins		
Storage temperature range		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			54	IAC1183	3	74	AC1183	3	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85		MAX	
		V _{CC} = 3 V			0.9			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 5.5 V			1.65			1.65	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
		V _{CC} = 3 V			- 4			- 4	
ЮН	High-level output current	V _{CC} = 4.5 V			- 24			- 24	mΑ
· · ·		V _{CC} = 5.5 V			- 24			24	
		V _{CC} = 3 V			12			12	
lOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA
-		V _{CC} = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
TA	Operating free-air temperature		- 55		125	- 40		85	°C



NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	V	Т	A = 25°C	;	54AC1	1833	74AC1	11833	
		TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
ЮН	ERR	VO = VCC	5.5 V			0.5		10		5	μĀ
			3 V	2.9			2.9		2.9		
		IOH = 50 μA	4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
Vон	All outputs except	I _{OH} = - 4 mA	3 V	2.58			2.4		2.48	5 .9 .4 .4 .4 .8 .8	
VOH	ERR	IOH = - 24 mA	4.5 V	3.94			3.7		3.8		٧
		IOH = = 24 IIIA	5.5 V	4.94			4.7		4.8		
		I _{OH} = - 50 mA†	5.5 V				3.85				
		I _{OH} = - 75 mA [†]	5.5 V						3.85		
			3 V			0.1		0.1		0.1	
		IOL = 50 µA	4.5 V			0.1		0.1			
			5.5 V			0.1		0.1			
W -		IOL = 12 mA	3 V			0.36		0.5			
VOL	OL 45V	4.5 V			0.36		0.5			V	
		I _{OL} = 24 mA	5.5 V			0.36		0.5			
		IOL = 50 mA†	5.5 V					1.65		0.44 0.44 0.44	
		IOL = 75 mAT	5.5 V	-						1.65	
loz	A or B ports, PARITY	VO = VCC or GND	5.5 V	-		± 0.5	7.73.44	± 10			μА
h	OEA, OEB, CLK, and CLR	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1		± 1	μА
lcc		VI = VCC or GND, IO = 0	5.5 V			8		160		80	μА
Ci	OEA, OEB, CLK, and CLR	VI = VCC or GND	5 V		4.5						pF
Cio	A or B ports, PARITY	VO = VCC or GND	5 V		12				,		pF

Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Note 2)

			TA = 25	5°C	54AC11833		74AC11833		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		CLK high	5		5	5 5			
$t_{\mathbf{W}}$	Pulse duration	CLK low	5		5		5		ns
		CLR low	5		5		5	MAX	
+	Setup time before CLK†	Bi and PARITY	14		14		14		
tsu	Setup time before CLK?	CLR inactive	2		2		2		ns
th	Hold time after CLK †, Bi and	PARITY	0		0		0		ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.





2-57

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V $_{\pm}$ 0.5 V (unless otherwise noted) (see Note 2)

			T _A = :	T _A = 25°C 54AC11833 MIN MAX MIN MAX		54AC11833		1833	UNIT
			MiN			MIN	MAX	UNII	
tw Pulse duration		CLK high	5		5		5		
	Pulse duration	CLK low	5		5		5		ns
	1	CLR low	5		5		5		
	0	Bi and PARITY	14		14		14		
tsu	Setup time before CLK†	CLR inactive	2		2		2	-	ns
th	Hold time after CLK ↑, Bi and	PARITY	0		0		0		ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$

	PARAMETER				TEST CONDITIONS			
C _{pd}	Power dissipation capacitance per transceiver		A to B			87	рF	
		Outputs enabled	B to A	C _L = 50 pF,	f = 1 MHz	60		
		Outouts disabled	A to B	0 50-5	f = 1 MHz	28	pF	
			B to A	C _L = 50 pF,		8		

