

BR46C15/BR46C16

2K × 8 High Speed CMOS Electrically Erasable PROM

FEATURES


- 2048 x 8 Bit CMOS E2PROM
- High Speed Read Access — 55 ns
- Bipolar PROM Socket Compatibility
- Electrically Reprogrammable — Program Voltage: 10.8 - 20.5 V
- Fast Byte Write: 5 ms
- TTL Compatible Inputs and Outputs
- Static No Clocks Required
- **Low Current Requirements**
 - 90mA max. Active
 - 45mA max. Standby
 - 110mA max. Programming
- 10 Year Data Retention
- 100% Factory Tested Programmability
- PROM Programmer Support Available
- Output Current Options:
 - -BR46C15; $I_{OL} = 6mA$
 - $-BR46C16; I_{OL} = 12mA$

The BR46C15 is a 2K x 8 bit CMOS electrically erasable programmable read only memory (E2PROM) offering unprecedented data access speed. The device is available in both 24-pin DIP and 28-pin SOIC packages.

Through the application of revolutionary design techniques this versatile low power device is able to provide data access times competing with those of bipolar PROMs. Complete PROM compatibility is provided in both read and standby modes allowing this E2PROM to replace bipolar PROMs in existing sockets. The key user limitations of bipolar PROM technology, such as onetime programmability and high power requirements, are overcome by the BR46C15. In addition to being an attractive PROM replacement in existing systems, the BR46C15 also opens up a whole new domain of design possibilities.

Unprecedented E2PROM applications are now possible since this CMOS E2PROM combines the advantages of bipolar access speeds, low CMOS power needs and nonvolatile data alterability. Typical applications include high speed process controllers, environmentally adaptive robotics, programmable character generators and user programmable video display pattern generators. ROHM high speed E2PROMs can replace system combinations of high speed static RAM and nonvolatile storage used in read mostly environments.


In existing bipolar PROM applications the CMOS BR46C15 reduces active and standby power requirements substantially. The reprogrammable nature of E2PROM technology provides the ideal prototyping tool for PROM applications and allows cost effective in-field code updates without requiring the removal and replacement of one time programmable PROMs.



ROHM CORPORATION, 8 Whatney, Irvine, CA 92718 (714) 855-2131 FAX: 714-855-1669



BLOCK DIAGRAM



DEVICE OPERATION

Read

Data is read from the BR46C15 with a bipolar PROM compatible read cycle. This read cycle is initiated by applying a low to $\overline{\text{CS}}_1$, a high to CS_2 and a high to CS_3 . Data is available within t_{AA} from the time that the address inputs are valid or t_{CS} after the last chip select input is asserted, whichever is later. When any of the chip select control inputs are not asserted, the I/O pins remain in a high impedance state to eliminate system bus contention.

Programming Mode

The BR46C15 uses a complementary cell technique to obtain high speed data access. The complementary cells are programmed in a two stage process. The first stage is a chip reset cycle which brings both halves of every cell in the memory to a high level. This cycle completes in a maximum of 50ms. The second stage is the write cycle during which each byte is individually addressed and written.

Both of these cycles are performed with $\overline{\text{CS}}_1$ at Vpp (10.8V to 20.5V). This ensures high data integrity when the device is used in a 5V-only PROM socket yet allows easy rewrites when the device is placed in a PROM programmer or supplied with a high voltage signal.

Chip Reset Cycle

The chip reset cycle is executed by applying V_{PP} to \overline{CS}_1 and a high (V_{IH}) to CS_2 (see Chip Reset Cycle timing diagram). During the chip reset cycle both halves of each complementary cell in the memory array are set to a logic one. Since a

bit is read by comparing the voltage difference between the two halves of the cell through a differential amplifier, any data read after a chip reset cycle but before a write cycle to the addressed location will be arbitrary and invalid. Once the chip is reset, the memory is ready to be written.

Byte Write Cycle

A byte may not be rewritten without first resetting the chip. Initially, and after each chip reset operation, all bits are in an indeterminate state and are prepared for programming. A byte write cycle is executed by applying V_{PP} to \overline{CS}_1 and a low (V_{IL}) to CS_2 while holding valid address and data values constant for a minimum t_{WP} specification (see Byte Write Cycle timing diagram). Since a high voltage supply is required for data alteration the device will operate as a read only memory in a 5V-only environment.

Standby Mode

Power consumption is reduced by 50% when the device is deselected. Applying a high to \overline{CS}_1 , a low to CS_2 , or a low to CS_3 puts the device in standby mode. Power consumption is further reduced in a CMOS environment with the address inputs held at V_{CC} or V_{SS} .

MODE SELECTION

CS,	CS ₂	CS ₃	Mode	I/O Pins
VIL	V _{IH}	V _{IH}	Read	D _{OUT}
< 6V	VIL	×	Standby	High Z
ViH	X	X	Standby	High Z
<6V	×	ViL	Standby	High Z
V _{PP}	٧٫ڔ	X	Byte Write	D _{IN}
Vpp	V _{IH}	×	Chip Reset	High Z



Endurance

The BR46C15 is designed for applications requiring up to 100 write cycles per byte. Contact ROHM for special screening to higher levels of endurance.

PROGRAMMER SUPPORT

Many PROM and EPROM programmer manufacturers are supporting the BR46C15. Please contact ROHM for an up-to-date list of qualified programmers.

ABSOLUTE MAXIMUM RATINGS1

Temperature Under Bias	65°C to +125°C
Storage Temperature	
Supply Voltage	1.0V to +7.0V
Voltage on any Pin with Respect to Ground (Except $\overline{CS_1}$) ²	
Ground (Except \overline{CS}_1) ²	$L = 1.0V \text{ to } (V_{CC} + 0.5V)$
Voltage on CS ₁ Pin with Respect to Ground	1.0V to + 20.5V
D.C. Output Current	

DC OPERATING CHARACTERISTICS

 T_A = 0°C to 70°C, V_{CC} = 5V \pm 10% for standard ('XLS') versions, V_{CC} = 5V \pm 5% for /V5 versions.

		Limits				
Symbol	Parameter	Min.	Max.	Units	Test Conditions	
V _{IL}	Input Low Voltage	-0.5	0.8	V		
VIH	Input High Voltage	2.0	V _{CC} + 0.5	V		
V _{OL}	Output Low Voltage	1	0.45	V	I _{OL} = 6mA; V _{CC} = 4.5V	
V _{OH}	Output High Voltage	2.4		V .	I _{OH} = -2mA; V _{CC} = 4.5V	
V _C	Input Clamp Voltage		-1.0	V	I _{IN} = -18mA; V _{CC} = 4.5V	
V _{PP}	Program Voltage on CS ₁	10.8	20.5	V		
I _{sc}	Output Short Circuit Current ³		-70	mA	V _{OUT} = 0V: V _{CC} = 5.5V	
Ιρρ	V _{PP} Supply Current		1.5	mA	WRITE or RESET modes	
I _{tH}	Input Leakage Current — High		10	μА	V _{IN} = V _{CC} = 5.5V	
I _{IL}	Input Leakage Current — Low		-10	μА	V _{IN} = 0V; V _{CC} = 5.5V	
lo	Output Leakage Current		±10	μА	STANDBY mode: V _{CC} = 5.5V:	
					V _{OUT} = 0 to 5.5V	
Icc	V _{CC} Current — Active Standard		90	mA	READ mode; t _{RC} = min.	
I _{SB}	V _{CC} Current — Standby	1	45	mA	STANDBY mode	
I _{SBC}	V _{CC} Current — CMOS Standby		35	mA	$\overline{CS}_1 \leq V_{CC} = 0.2V$; CS_2 , $CS_3 \simeq 0.2V$. $V_{IN} > 0.2V$ or $\geq V_{CC} = 0.2V$	

CAPACITANCE

 $T_A = +25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

		Lir	nits	1			
Symbol	Parameter	Min.	Max.	Units	Test Conditions		
C _{I O}	Input/Output Capacitance		10	pF	STANDBY mode: V _{1 O} = 2V		
CIN	Input Capacitance		10	ρF	V _{IN} = 2V		

Notes:

- Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and the
 functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
 Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages higher than the rated maxima.
- 3. During I_{SC} measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
- 4 t_{WR} is defined as the minimum time required after a write pulse before initiating a data read cycle. This parameter is measured from the time at which the falling edge of CS, reaches 5.5V until a valid read cycle is initiated. If a read cycle is initiated earlier than the minimum t_{WR} the output data may be invalid. Subsequent write cycles may be initiated immediately without delaying for t_{WR}.




AC CHARACTERISTICS

Read Cycle — See Figures 1 and 2.

 T_A = 0°C to +70°C, V_{CC} = 5V \pm 10% for standard ('XLS') versions, V_{CC} = 5V \pm 5% for /V5 versions.


		BR46C15-55 BR46C16-55 Limits		BR46C15-60 BR46C16-60 Limits		BR46C15-70 BR46C16-70 Limits		BR46C15-85 BR46C16-85 Limits		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
tac	Read Cycle Time	55		60		70		85		ns
taa	Address Access Time		55		60		70		85	ns
t _{CS}	CS ₁ , CS ₂ or CS ₃ Access Time		35		40		40		45	ns
1 _{LZ}	Chip Enable to Output Low Z	5		5		5		5		ns
t _{HZ}	Chip Disable to Output High Z	0	35	0	40	0	40	0	45	ns
t _{ОН}	Output Hold from Address Change	10	1	10		10		10		ns






Chip Reset and Byte Write Cycles — See Figures 3 and 4. All Versions: T_A = +20°C to +30°C, V_{CC} = 5V \pm 5%

		BR46C15		
Symbol	Parameter	Min.	Max.	Units
t _{RP}	Reset Pulse Width	50		ms
twp	Write Pulse Width	5		ms
t _{SC}	CS ₂ Setup Time	0		ns
thc	CS ₂ Hold Time	0		ns
twa	Write Recovery Time4	10		μS
tas	Address Setup Time	0		ns
t _{AH}	Address Hold Time	500		ns
t _{DS}	Data Setup Time	0		ns
ton	Data Hold Time	0		ns






BR46C15/BR46C16





BR46C15F BR46C16F





ORDERING INFORMATION

Part Number	Access Time (ns)	Read Temperature Range (°C)	Programming Temperature Range (°C)	Operating Supply Variation (V)
BRS46C15*-55	55			
BRS46C15*-60	60	1	20-30	
BRS46C15*-70	70	0-70		4.5-5.5
BRS46C15*-85	85	1		
BRS46C15*-55/V5	55			
BRS46C15*-60/V5	60	1		
BRS46C15*-70/V5	70	0-70	20-30	4.75-5.25
BRS46C15*-85/V5	85			

^{* =} for SOIC package type or None for plastic DIP.

Part Numbers:

46C15

Prefix

Part Type

Package Type: F for SOIC package None for plastic DIP



ROHM Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. ROHM Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, ROHM Corporation shall not be liable for any damages arising as a result of any error or omission.

ROHM Corporation does not recommend the use of any of its parts in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless ROHM Corporation receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of ROHM Corporation is adequately protected under the circumstances.

Copyright 1989 ROHM Corporation

Reproduction in whole or in part, without the prior written consent of ROHM Corporation is prohibited.