

## BR46C15/BR46C16

### 2K × 8 High Speed CMOS Electrically Erasable PROM

#### FEATURES

- 2048 × 8 Bit CMOS E<sup>2</sup>PROM
- High Speed Read Access  
— 55 ns
- Bipolar PROM Socket  
Compatibility
- Electrically Reprogrammable  
— Program Voltage:  
10.8 - 20.5 V
- Fast Byte Write: 5 ms
- TTL Compatible Inputs and  
Outputs
- Static — No Clocks Required
- Low Current Requirements  
— 90mA max. Active  
— 45mA max. Standby  
— 110mA max. Programming
- 10 Year Data Retention
- 100% Factory Tested  
Programmability
- PROM Programmer Support  
Available
- Output Current Options:  
— BR46C15; I<sub>OL</sub> = 6mA  
— BR46C16; I<sub>OL</sub> = 12mA

The BR46C15 is a 2K × 8 bit CMOS electrically erasable programmable read only memory (E<sup>2</sup>PROM) offering unprecedented data access speed. The device is available in both 24-pin DIP and 28-pin SOIC packages.


Through the application of revolutionary design techniques this versatile low power device is able to provide data access times competing with those of bipolar PROMs. Complete PROM compatibility is provided in both read and standby modes allowing this E<sup>2</sup>PROM to replace bipolar PROMs in existing sockets. The key user limitations of bipolar PROM technology, such as one-time programmability and high power requirements, are overcome by the BR46C15. In addition to being an attractive PROM replacement in existing systems, the BR46C15 also opens up a whole new domain of design possibilities.

Unprecedented E<sup>2</sup>PROM applications are now possible since this CMOS E<sup>2</sup>PROM combines the advantages of bipolar access speeds, low CMOS power needs and nonvolatile data alterability. Typical applications include high speed process controllers, environmentally adaptive robotics, programmable character generators and user programmable video display pattern generators. ROHM high speed E<sup>2</sup>PROMs can replace system combinations of high speed static RAM and non-volatile storage used in read mostly environments.

In existing bipolar PROM applications the CMOS BR46C15 reduces active and standby power requirements substantially. The reprogrammable nature of E<sup>2</sup>PROM technology provides the ideal prototyping tool for PROM applications and allows cost effective in-field code updates without requiring the removal and replacement of one time programmable PROMs.

#### PIN CONFIGURATION


#### PIN NAMES



A <sub>0</sub> -A <sub>10</sub>	ADDRESS INPUTS
I/O <sub>0</sub> -I/O <sub>7</sub>	DATA INPUTS/OUTPUTS
$\overline{CS}_1, CS_2, CS_3$	CHIP SELECT INPUTS
V <sub>CC</sub>	+5V SUPPLY
V <sub>SS</sub>	GROUND

ROHM CORPORATION, 8 Whatney, Irvine, CA 92718 (714) 855-2131 FAX: 714-855-1669

## BLOCK DIAGRAM



## DEVICE OPERATION

### Read

Data is read from the BR46C15 with a bipolar PROM compatible read cycle. This read cycle is initiated by applying a low to  $\overline{CS}_1$ , a high to  $CS_2$  and a high to  $CS_3$ . Data is available within  $t_{AA}$  from the time that the address inputs are valid or  $t_{CS}$  after the last chip select input is asserted, whichever is later. When any of the chip select control inputs are not asserted, the I/O pins remain in a high impedance state to eliminate system bus contention.

### Programming Mode

The BR46C15 uses a complementary cell technique to obtain high speed data access. The complementary cells are programmed in a two stage process. The first stage is a chip reset cycle which brings both halves of every cell in the memory to a high level. This cycle completes in a maximum of 50ms. The second stage is the write cycle during which each byte is individually addressed and written.

Both of these cycles are performed with  $\overline{CS}_1$  at  $V_{PP}$  (10.8V to 20.5V). This ensures high data integrity when the device is used in a 5V-only PROM socket yet allows easy rewrites when the device is placed in a PROM programmer or supplied with a high voltage signal.

### Chip Reset Cycle

The chip reset cycle is executed by applying  $V_{PP}$  to  $\overline{CS}_1$  and a high ( $V_{IH}$ ) to  $CS_2$  (see Chip Reset Cycle timing diagram). During the chip reset cycle both halves of each complementary cell in the memory array are set to a logic one. Since a

bit is read by comparing the voltage difference between the two halves of the cell through a differential amplifier, any data read after a chip reset cycle but before a write cycle to the addressed location will be arbitrary and invalid. Once the chip is reset, the memory is ready to be written.

### Byte Write Cycle

A byte may not be rewritten without first resetting the chip. Initially, and after each chip reset operation, all bits are in an indeterminate state and are prepared for programming. A byte write cycle is executed by applying  $V_{PP}$  to  $\overline{CS}_1$  and a low ( $V_{IL}$ ) to  $CS_2$  while holding valid address and data values constant for a minimum  $t_{WP}$  specification (see Byte Write Cycle timing diagram). Since a high voltage supply is required for data alteration the device will operate as a read only memory in a 5V-only environment.

### Standby Mode

Power consumption is reduced by 50% when the device is deselected. Applying a high to  $\overline{CS}_1$ , a low to  $CS_2$ , or a low to  $CS_3$  puts the device in standby mode. Power consumption is further reduced in a CMOS environment with the address inputs held at  $V_{CC}$  or  $V_{SS}$ .

## MODE SELECTION

$\overline{CS}_1$	$CS_2$	$CS_3$	Mode	I/O Pins
$V_{IL}$	$V_{IH}$	$V_{IH}$	Read	$D_{OUT}$
$<6V$	$V_{IL}$	X	Standby	High Z
$V_{IH}$	X	X	Standby	High Z
$<6V$	X	$V_{IL}$	Standby	High Z
$V_{PP}$	$V_{IL}$	X	Byte Write	$D_{IN}$
$V_{PP}$	$V_{IH}$	X	Chip Reset	High Z

### Endurance

The BR46C15 is designed for applications requiring up to 100 write cycles per byte. Contact ROHM for special screening to higher levels of endurance.

### PROGRAMMER SUPPORT

Many PROM and EPROM programmer manufacturers are supporting the BR46C15. Please contact ROHM for an up-to-date list of qualified programmers.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +125°C
Supply Voltage	-1.0V to +7.0V
Voltage on any Pin with Respect to Ground (Except $\overline{CS}_1$ ) <sup>2</sup>	-1.0V to ( $V_{CC} + 0.5V$ )
Voltage on $\overline{CS}_1$ Pin with Respect to Ground	-1.0V to +20.5V
D.C. Output Current	-70mA

### DC OPERATING CHARACTERISTICS

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$  for standard ('XLS') versions,  $V_{CC} = 5V \pm 5\%$  for /V5 versions.

Symbol	Parameter	Limits		Units	Test Conditions
		Min.	Max.		
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 6\text{mA}$ ; $V_{CC} = 4.5V$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -2\text{mA}$ ; $V_{CC} = 4.5V$
$V_C$	Input Clamp Voltage		-1.0	V	$I_{IN} = -18\text{mA}$ ; $V_{CC} = 4.5V$
$V_{PP}$	Program Voltage on $\overline{CS}_1$	10.8	20.5	V	
$I_{SC}$	Output Short Circuit Current <sup>3</sup>		-70	mA	$V_{OUT} = 0V$ ; $V_{CC} = 5.5V$
$I_{PP}$	$V_{PP}$ Supply Current		1.5	mA	WRITE or RESET modes
$I_{IH}$	Input Leakage Current — High		10	$\mu\text{A}$	$V_{IN} = V_{CC} = 5.5V$
$I_{IL}$	Input Leakage Current — Low		-10	$\mu\text{A}$	$V_{IN} = 0V$ ; $V_{CC} = 5.5V$
$I_{LO}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	STANDBY mode; $V_{CC} = 5.5V$ ; $V_{OUT} = 0$ to $5.5V$
$I_{CC}$	$V_{CC}$ Current — Active Standard		90	mA	READ mode; $t_{RC} = \text{min.}$
$I_{SB}$	$V_{CC}$ Current — Standby		45	mA	STANDBY mode
$I_{SBC}$	$V_{CC}$ Current — CMOS Standby		35	mA	$\overline{CS}_1 \leq V_{CC} - 0.2V$ ; $CS_2, CS_3 \geq 0.2V$ ; $V_{IN} > 0.2V$ or $\geq V_{CC} - 0.2V$

### CAPACITANCE

$T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ ,  $V_{CC} = 5V$

Symbol	Parameter	Limits		Units	Test Conditions
		Min.	Max.		
$C_{IO}$	Input/Output Capacitance		10	pF	STANDBY mode; $V_{IO} = 2V$
$C_{IN}$	Input Capacitance		10	pF	$V_{IN} = 2V$

#### Notes:


- Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages higher than the rated maxima.
- During  $I_{SC}$  measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
- $t_{WR}$  is defined as the minimum time required after a write pulse before initiating a data read cycle. This parameter is measured from the time at which the falling edge of  $\overline{CS}_1$  reaches 5.5V until a valid read cycle is initiated. If a read cycle is initiated earlier than the minimum  $t_{WR}$  the output data may be invalid. Subsequent write cycles may be initiated immediately without delaying for  $t_{WR}$ .

### AC CHARACTERISTICS


**Read Cycle** — See Figures 1 and 2.

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$  for standard ('XLS') versions,  $V_{CC} = 5\text{V} \pm 5\%$  for /V5 versions.

Symbol	Parameter	BR46C15-55 BR46C16-55 Limits		BR46C15-60 BR46C16-60 Limits		BR46C15-70 BR46C16-70 Limits		BR46C15-85 BR46C16-85 Limits		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	55		60		70		85		ns
$t_{AA}$	Address Access Time		55		60		70		85	ns
$t_{CS}$	$\overline{CS}_1$ , $CS_2$ or $CS_3$ Access Time		35		40		40		45	ns
$t_{LZ}$	Chip Enable to Output Low Z	5		5		5		5		ns
$t_{HZ}$	Chip Disable to Output High Z	0	35	0	40	0	40	0	45	ns
$t_{OH}$	Output Hold from Address Change	10		10		10		10		ns



**Figure 1. AC Test Conditions**



**Figure 2. Read Cycle**

### Chip Reset and Byte Write Cycles — See Figures 3 and 4.

All Versions:  $T_A = +20^{\circ}\text{C}$  to  $+30^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	BR46C15/BR46C16 LIMITS		Units
		Min.	Max.	
$t_{RP}$	Reset Pulse Width	50		ms
$t_{WP}$	Write Pulse Width	5		ms
$t_{SC}$	$\text{CS}_2$ Setup Time	0		ns
$t_{HC}$	$\text{CS}_2$ Hold Time	0		ns
$t_{WR}$	Write Recovery Time <sup>4</sup>	10		$\mu\text{s}$
$t_{AS}$	Address Setup Time	0		ns
$t_{AH}$	Address Hold Time	500		ns
$t_{DS}$	Data Setup Time	0		ns
$t_{DH}$	Data Hold Time	0		ns




Figure 3. Chip Reset Cycle






Figure 4. Byte Write Cycle

BR46C15  
BR46C16

BR46C15F  
BR46C16F



### ORDERING INFORMATION

Part Number	Access Time (ns)	Read Temperature Range (°C)	Programming Temperature Range (°C)	Operating Supply Variation (V)
BRS46C15*-55	55	0-70	20-30	4.5-5.5
BRS46C15*-60	60			
BRS46C15*-70	70			
BRS46C15*-85	85			
BRS46C15*-55/V5	55	0-70	20-30	4.75-5.25
BRS46C15*-60/V5	60			
BRS46C15*-70/V5	70			
BRS46C15*-85/V5	85			

\* = for SOIC package type or None for plastic DIP.

Part Numbers:

BR

↓

Prefix

46C15

↓

Part Type

F

↓

Package Type:  
F for SOIC package  
None for plastic DIP

ROHM Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. ROHM Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, ROHM Corporation shall not be liable for any damages arising as a result of any error or omission.

ROHM Corporation does not recommend the use of any of its parts in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless ROHM Corporation receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of ROHM Corporation is adequately protected under the circumstances.

Copyright 1989 ROHM Corporation

Reproduction in whole or in part, without the prior written consent of ROHM Corporation is prohibited.