

## General Description

The MAX12555 is a 3.3 V , 14 -bit, 95 Msps analog-to-digital converter (ADC) featuring a fully differential wideband track-and-hold (T/H) input amplifier, driving a low-noise internal quantizer. The analog input stage accepts singleended or differential signals. The MAX12555 is optimized for high dynamic performance, low power, and small size. Excellent dynamic performance is maintained from baseband to input frequencies of 175 MHz and beyond, making the MAX12555 ideal for intermediatefrequency (IF) sampling applications.
Powered from a single 3.3 V supply, the MAX12555 consumes only 497 mW while delivering a typical 72.1 dB signal-to-noise ratio (SNR) performance at a 175 MHz input frequency. In addition to low operating power, the MAX12555 features a $300 \mu \mathrm{~W}$ power-down mode to conserve power during idle periods.
A flexible reference structure allows the MAX12555 to use the internal 2.048 V bandgap reference or accept an externally applied reference. The reference structure allows the full-scale analog input range to be adjusted from $\pm 0.35 \mathrm{~V}$ to $\pm 1.10 \mathrm{~V}$. The MAX12555 provides a com-mon-mode reference to simplify design and reduce external component count in differential analog input circuits.
The MAX12555 supports either a single-ended or differential input clock. Wide variations in the clock duty cycle are compensated with the ADC's internal dutycycle equalizer (DCE).
ADC conversion results are available through a 14-bit, parallel, CMOS-compatible output bus. The digital output format is pin selectable to be either two's complement or Gray code. A data-valid indicator eliminates external components that are normally required for reliable digital interfacing. A separate digital power input accepts a wide 1.7 V to 3.6 V supply, allowing the MAX12555 to interface with various logic levels.
The MAX12555 is available in a $6 \mathrm{~mm} \times 6 \mathrm{~mm} \times 0.8 \mathrm{~mm}$, 40-pin thin QFN package with exposed paddle (EP), and is specified for the extended industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature range.
See the Pin-Compatible Versions table for a complete family of 14-bit and 12-bit high-speed ADCs.

## Applications

IF and Baseband Communication Receivers Cellular, Point-to-Point Microwave, HFC, WLAN

Medical Imaging Including Positron Emission Tomography (PET)
Video Imaging
Portable Instrumentation
Low-Power Data Acquisition

Features

- Direct IF Sampling Up to 400MHz
- Excellent Dynamic Performance $74.2 \mathrm{~dB} / 72.1 \mathrm{~dB}$ SNR at $\mathrm{f} \mathrm{IN}=3 \mathrm{MHz} / 175 \mathrm{MHz}$ $88.4 \mathrm{dBc} / 74.7 \mathrm{dBc}$ SFDR at $\mathrm{fiN}=3 \mathrm{MHz} / 175 \mathrm{MHz}$
- Low Noise Floor: 74.7dBFS
- 3.3V Low-Power Operation 465mW (Single-Ended Clock Mode) 497mW (Differential Clock Mode) 300 $\mu$ W (Power-Down Mode)
- Fully Differential or Single-Ended Analog Input
- Adjustable Full-Scale Analog Input Range $\pm 0.35 \mathrm{~V}$ to $\pm 1.10 \mathrm{~V}$
- Common-Mode Reference
- CMOS-Compatible Outputs in Two's Complement or Gray Code
- Data-Valid Indicator Simplifies Digital Interface
- Data Out-of-Range Indicator
- Miniature, $6 \mathrm{~mm} \times 6 \mathrm{~mm} \times 0.8 \mathrm{~mm} 40$-Pin Thin QFN Package with Exposed Paddle
- Evaluation Kit Available (Order MAX12555EVKIT)

Ordering Information

| PART $^{*}$ | PIN-PACKAGE | PKG CODE |
| :--- | :--- | :---: |
| MAX12555ETL | 40 Thin QFN | T4066-3 |
| MAX12555ETL+ | 40 Thin QFN | T4066-3 |

+Denotes lead-free package.
*All devices specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating range.
Pin-Compatible Versions

| PART | SAMPLING <br> RATE <br> (Msps) | RESOLUTION <br> (BITS) | TARGET <br> APPLICATION |
| :---: | :---: | :---: | :---: |
| MAX12555 | $\mathbf{9 5}$ | $\mathbf{1 4}$ | IF/Baseband |
| MAX12554 | 80 | 14 | IF/Baseband |
| MAX12553 | 65 | 14 | IF/Baseband |
| MAX19538 | 95 | 12 | IF/Baseband |
| MAX1209 | 80 | 12 | IF |
| MAX1211 | 65 | 12 | IF |
| MAX1208 | 80 | 12 | Baseband |
| MAX1207 | 65 | 12 | Baseband |
| MAX1206 | 40 | 12 | Baseband |

Pin Configuration appears at end of data sheet.

## 14-Bit, 95Msps, 3.3V ADC

## ABSOLUTE MAXIMUM RATINGS

VDD to GND $\qquad$
$\qquad$ .-0.3 V to +3.6 V
$\mathrm{OV}_{\mathrm{DD}}$ to $G N D \ldots . . . . .-0.3 \mathrm{~V}$ to the lower of ( $\mathrm{V} D \mathrm{DD}+0.3 \mathrm{~V}$ ) and +3.6 V
INP, INN to GND ...-0.3V to the lower of ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) and +3.6 V REFIN, REFOUT, REFP, REFN, COM
to GND.

.-0.3 V to the lower of $(\mathrm{VDD}+0.3 \mathrm{~V})$ and +3.6 V
CLKP, CLKN, CLKTYP, G/T, DCE,
PD to GND ........-0.3V to the lower of ( $\mathrm{V} D \mathrm{DD}+0.3 \mathrm{~V}$ ) and +3.6 V D13-D0, DAV, DOR to GND. $\qquad$ -0.3 V to $\left(\mathrm{OV}_{D D}+0.3 \mathrm{~V}\right)$

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) 40 -Pin Thin QFN $6 \mathrm{~mm} \times 6 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ (derated $26.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). .2105.3mW Operating Temperature Range $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering 10s) .................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{OV}\right.$ DD $=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=$ REFOUT (internal reference), $\mathrm{V}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=$ low, $\mathrm{G} \overline{\mathrm{T}}=$ low, fCLK $=95 \mathrm{MHz}$ ( $50 \%$ duty cycle, 1.4 V P-P square wave), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 2) |  |  |  |  |  |  |
| Resolution |  |  | 14 |  |  | Bits |
| Integral Nonlinearity | INL | $\mathrm{fIN}=3 \mathrm{MHz}$ |  | $\pm 1.6$ |  | LSB |
| Differential Nonlinearity | DNL | $\mathrm{fiN}=3 \mathrm{MHz}$ |  | $\pm 0.65$ |  | LSB |
| Offset Error |  | $\mathrm{V}_{\text {REFIN }}=2.048 \mathrm{~V}$ |  | $\pm 0.1$ | $\pm 0.78$ | \%FS |
| Gain Error |  | $\mathrm{V}_{\text {REFIN }}=2.048 \mathrm{~V}$ |  | $\pm 0.35$ | $\pm 5.3$ | \%FS |
| ANALOG INPUT (INP, INN) |  |  |  |  |  |  |
| Differential Input Voltage Range | V DIFF | Differential or single-ended inputs |  | $\pm 1.024$ |  | V |
| Common-Mode Input Voltage |  |  |  | VDD $/ 2$ |  | V |
| Input Capacitance (Figure 3) | CPAR | Fixed capacitance to ground |  | 2 |  | pF |
|  | Csample | Switched capacitance |  | 4.5 |  |  |
| CONVERSION RATE |  |  |  |  |  |  |
| Maximum Clock Frequency | fCLK |  | 95 |  |  | MHz |
| Minimum Clock Frequency |  |  |  |  | 5 | MHz |
| Data Latency |  | Figure 6 |  | 8.0 |  | Clock cycles |
| DYNAMIC CHARACTERISTICS (Differential Inputs) (Note 2) |  |  |  |  |  |  |
| Small-Signal Noise Floor | SSNF | Input at less than -35 dBFS |  | -74.7 |  | dBFS |
| Signal-to-Noise Ratio | SNR | $\mathrm{fIN}=3 \mathrm{MHz}$ at -0.5 dBFS (Notes 3, 4) | 67.6 | 74.2 |  | dB |
|  |  | $\mathrm{fiN}^{\prime}=47.5 \mathrm{MHz}$ at -0.5 dBFS |  | 73.8 |  |  |
|  |  | $\mathrm{fiN}^{2}=70 \mathrm{MHz}$ at -0.5 dBFS |  | 73.6 |  |  |
|  |  | $\mathrm{fIN}^{\text {N }} 175 \mathrm{MHz}$ at $-0.5 \mathrm{dBFS}($ Notes 3, 4) | 66.9 | 72.1 |  |  |
| Signal-to-Noise and Distortion | SINAD | $\mathrm{fIN}^{\prime}=3 \mathrm{MHz}$ at -0.5 dBFS (Notes 3, 4) | 66.7 | 73.8 |  | dB |
|  |  | $\mathrm{fiN}^{\prime}=47.5 \mathrm{MHz}$ at -0.5 dBFS |  | 73.5 |  |  |
|  |  | $\mathrm{fiN}^{2}=70 \mathrm{MHz}$ at -0.5 dBFS |  | 72.5 |  |  |
|  |  | $\mathrm{fIN}=175 \mathrm{MHz}$ at $-0.5 \mathrm{dBFS}($ Notes 3, 4) | 64.0 | 69.8 |  |  |

## 14-Bit, 95Msps, 3.3V ADC

## ELECTRICAL CHARACTERISTICS (continued)

$(\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{OV} D=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=$ REFOUT (internal reference) $, \mathrm{V} I \mathrm{~N}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=\mathrm{low}$, $\mathrm{G} \bar{T}=$ low, $\mathrm{f} C L K=95 \mathrm{MHz}\left(50 \%\right.$ duty cycle, $1.4 \mathrm{~V} \mathrm{P}-\mathrm{P}$ square wave), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{fin}^{\mathrm{N}}=3 \mathrm{MHz}$ at -0.5 dBFS (Notes 3, 4) | 73.588 .4 |  | dBc |
|  |  | $\mathrm{fIN}=47.5 \mathrm{MHz}$ at -0.5 dBFS | 86.9 |  |  |
|  |  | $\mathrm{fIN}=70 \mathrm{MHz}$ at -0.5 dBFS | 80.5 |  |  |
|  |  | $\mathrm{fiN}^{\mathrm{N}}=175 \mathrm{MHz}$ at -0.5 dBFS (Notes 3, 4) | $67.1 \quad 74.7$ |  |  |
| Total Harmonic Distortion | THD | $\mathrm{fIN}=3 \mathrm{MHz}$ at -0.5 dBFS | -85.1 | -72.8 | dBc |
|  |  | $\mathrm{fIN}=47.5 \mathrm{MHz}$ at -0.5 dBFS | -84.7 |  |  |
|  |  | $\mathrm{fIN}=70 \mathrm{MHz}$ at -0.5 dBFS | -79.0 |  |  |
|  |  | $\mathrm{f} \mathrm{IN}=175 \mathrm{MHz}$ at -0.5 dBFS | -73.6 | -66.1 |  |
| Second Harmonic | HD2 | $\mathrm{fIN}=3 \mathrm{MHz}$ at -0.5 dBFS | -89 |  | dBc |
|  |  | $\mathrm{fIN}=47.5 \mathrm{MHz}$ at -0.5 dBFS | -92 |  |  |
|  |  | $\mathrm{fIN}=70 \mathrm{MHz}$ at -0.5 dBFS | -91 |  |  |
|  |  | $\mathrm{f} / \mathrm{N}=175 \mathrm{MHz}$ at -0.5 dBFS | -82 |  |  |
| Third Harmonic | HD3 | $\mathrm{fIN}=3 \mathrm{MHz}$ at -0.5 dBFS | -92 |  | dBc |
|  |  | $\mathrm{fIN}^{\prime}=47.5 \mathrm{MHz}$ at -0.5 dBFS | -93 |  |  |
|  |  | $\mathrm{fIN}^{2}=70 \mathrm{MHz}$ at -0.5 dBFS | -81 |  |  |
|  |  | $\mathrm{f} \mathrm{IN}=175 \mathrm{MHz}$ at -0.5 dBFS | -75 |  |  |
| Intermodulation Distortion | IMD | $\begin{aligned} & \mathrm{f} \mathrm{I} 1=68.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \\ & \mathrm{f} \mathrm{I} 2=71.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \end{aligned}$ | -79 |  | dBc |
|  |  | $\begin{aligned} & \mathrm{fIN1}=172.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \\ & \mathrm{f} \mathrm{~N} 2=177.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \end{aligned}$ | -75 |  |  |
| Third-Order Intermodulation | IM3 | $\begin{aligned} & \mathrm{f} / \mathrm{N} 1=68.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \\ & \mathrm{f} \mathrm{~N} 2=71.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \end{aligned}$ | -80 |  | dBc |
|  |  | $\begin{aligned} & \mathrm{f} \operatorname{IN} 1=172.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \\ & \mathrm{fIN} 2=177.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \end{aligned}$ | -76 |  |  |
| Two-Tone Spurious-Free Dynamic Range | SFDRTT | $\begin{aligned} & \mathrm{f} / \mathrm{N} 1=68.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \\ & \mathrm{f} \mathrm{I} 2=71.5 \mathrm{MHz} \text { at }-7 \mathrm{dBFS} \end{aligned}$ | 80 |  | dBc |
|  |  | $\mathrm{fiN}_{\mathrm{I}}=172.5 \mathrm{MHz}$ at -7 dBFS <br> fiN2 $=177.5 \mathrm{MHz}$ at -7 dBFS | 76 |  |  |
| Aperture Delay | $t_{\text {AD }}$ | Figure 4 | 1.2 |  | ns |
| Aperture Jitter | tAJ | Figure 4 | <0.2 |  | psRMS |
| Output Noise | nout | $\mathrm{INP}=\mathrm{INN}=\mathrm{COM}$ | 1.07 |  | LSBRMS |
| Overdrive Recovery Time |  | $\pm 10 \%$ beyond full scale | 1 |  | Clock cycles |

## 14-Bit, 95Msps, 3.3V ADC

## MAX12555

## ELECTRICAL CHARACTERISTICS (continued)

$(\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{OV} D=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=$ REFOUT (internal reference) $, \mathrm{V} I \mathrm{~N}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=\mathrm{low}$, $\mathrm{G} \overline{\mathrm{T}}=$ low, fCLK $=95 \mathrm{MHz}$ ( $50 \%$ duty cycle, 1.4 V P-P square wave), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL REFERENCE (REFIN = REFOUT; VREFP, VREFN, and VCOM are generated internally) |  |  |  |  |  |  |
| REFOUT Output Voltage | $V_{\text {REFOUT }}$ |  | 1.980 | 2.048 | 2.066 | V |
| COM Output Voltage | $\mathrm{V}_{\text {com }}$ | VDD $/ 2$ |  | 1.65 |  | V |
| Differential-Reference Output Voltage | VREF | $V_{\text {REF }}=\mathrm{V}_{\text {RefP }}-\mathrm{V}_{\text {REFN }}=\mathrm{V}_{\text {REFIN }} \times 3 / 4$ |  | 1.536 |  | V |
| REFOUT Load Regulation |  | $-1.0 \mathrm{~mA}<I_{\text {REFOUT }}<+0.1 \mathrm{~mA}$ |  | 35 |  | $\mathrm{mV} / \mathrm{mA}$ |
| REFOUT Temperature Coefficient | TCREF |  |  | +50 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| REFOUT Short-Circuit Current |  | Short to V ${ }_{\text {DD }}$-sinking |  | 0.24 |  | mA |
|  |  | Short to GND-sourcing |  | 2.1 |  |  |

BUFFERED EXTERNAL REFERENCE (REFIN driven externally; $V_{\text {REFIN }}=2.048 \mathrm{~V}, \mathrm{~V}_{\text {REFP, }}$, $\mathrm{V}_{\text {REFN }}$, and $\mathrm{V}_{\text {COM }}$ are generated internally)

| REFIN Input Voltage | $V_{\text {REFIN }}$ |  | 2.048 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFP Output Voltage | $V_{\text {REFP }}$ | $\left(\mathrm{V}_{\mathrm{DD}} / 2\right)+\left(\mathrm{V}_{\text {REFIN }} \times 3 / 8\right)$ | 2.418 |  |  | V |
| REFN Output Voltage | $V_{\text {REFN }}$ | (VDD / 2) - (VREFIN $\times 3 / 8)$ | 0.882 |  |  | V |
| COM Output Voltage | VCOM | VDD $/ 2$ | 1.60 | 1.65 | 1.70 | V |
| Differential-Reference Output Voltage | VREF | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REFP }}-\mathrm{V}_{\text {REN }}=\mathrm{V}_{\text {REFIN }} \times 3 / 4$ | 1.454 |  | 1.604 | V |
| Differential-Reference Temperature Coefficient |  |  |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| REFIN Input Resistance |  |  |  | >50 |  | $\mathrm{M} \Omega$ |


| COM Input Voltage | $\mathrm{V}_{\text {COM }}$ | VDD $/ 2$ | 1.65 | V |
| :---: | :---: | :---: | :---: | :---: |
| REFP Input Voltage |  | VREFP - VCOM | 0.768 | V |
| REFN Input Voltage |  | $V_{\text {REFN }}-V_{\text {COM }}$ | -0.768 | V |
| Differential-Reference Input Voltage | VREF | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REFP }}-\mathrm{V}_{\text {REFN }}=\mathrm{V}_{\text {REFIN }} \times 3 / 4$ | 1.536 | V |
| REFP Sink Current | IREFP | $\mathrm{V}_{\text {REFP }}=2.418 \mathrm{~V}$ | 1.4 | mA |
| REFN Source Current | IREFN | $\mathrm{V}_{\text {REFN }}=0.882 \mathrm{~V}$ | 1.0 | mA |
| COM Sink Current | ICOM | $\mathrm{V}_{\text {COM }}=1.650 \mathrm{~V}$ | 1.0 | mA |
| REFP, REFN Capacitance |  |  | 13 | pF |
| COM Capacitance |  |  | 6 | pF |

CLOCK INPUTS (CLKP, CLKN)

| Single-Ended Input High Threshold | VIH | CLKTYP = GND, CLKN = GND | $\begin{aligned} & 0.8 \mathrm{x} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: |
| Single-Ended Input Low Threshold | VIL | CLKTYP = GND, CLKN = GND | $\begin{aligned} & 0.2 x \\ & V_{D D} \end{aligned}$ | V |
| Minimum Differential Input Voltage Swing |  | CLKTYP = high | 0.2 | VP-P |

## 14-Bit, 95Msps, 3.3V ADC

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{OV} D=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=\right.$ REFOUT (internal reference), $\mathrm{V} \operatorname{IN}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=$ low, $\mathrm{G} \overline{\mathrm{T}}=$ low, fCLK $=95 \mathrm{MHz}$ ( $50 \%$ duty cycle, 1.4 V P-P square wave), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Input Common-Mode Voltage |  | CLKTYP = high | VDD/2 |  | V |
| Input Resistance | RCLK | Figure 5 | 5 |  | k $\Omega$ |
| Input Capacitance | Cclk |  | 2 |  | pF |

DIGITAL INPUTS (CLKTYP, DCE, G/T, PD)

| Input High Threshold | VIH |  | $\begin{aligned} & 0.8 x \\ & O V_{D D} \end{aligned}$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Low Threshold | VIL |  | $\begin{array}{r} 0.2 x \\ O V_{D D} \end{array}$ |  |  | V |
| Input Leakage Current |  | $\mathrm{V}_{\mathrm{IH}}=O \mathrm{~V}_{\mathrm{DD}}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{IL}}=0$ |  |  | $\pm 5$ |  |
| Input Capacitance | CDIN |  |  | 5 |  | pF |
| DIGITAL OUTPUTS (D13-D0, DAV, DOR) |  |  |  |  |  |  |
| Output-Voltage Low | VoL | D13-D0, DOR, ISINK $=200 \mu \mathrm{~A}$ |  |  | 0.2 | V |
|  |  | DAV, $\mathrm{ISINK}=600 \mu \mathrm{~A}$ |  |  | 0.2 |  |
| Output-Voltage High | VOH | D13-D0, DOR, ISOURCE $=200 \mu \mathrm{~A}$ | $\begin{aligned} & \text { OVDD } \\ & 0.2 \end{aligned}$ |  |  | V |
|  |  | DAV, ISOURCE $=600 \mu \mathrm{~A}$ | $\begin{aligned} & \text { OVDD } \\ & 0.2 \end{aligned}$ |  |  |  |
| Tri-State Leakage Current | ILEAK | (Note 5) |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| D13-D0, DOR Tri-State Output Capacitance | Cout | (Note 5) |  | 3 |  | pF |
| DAV Tri-State Output Capacitance | Cdav | (Note 5) |  | 6 |  | pF |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage | VDD |  | 3.15 | 3.3 | 3.60 | V |
| Digital Output Supply Voltage | OVDD |  | 1.7 | 1.8 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | V |
| Analog Supply Current | IVDD | Normal operating mode, $\mathrm{fiN}=175 \mathrm{MHz}$ at -0.5 dBFS, CLKTYP $=$ GND, single-ended clock |  | 141 |  | mA |
|  |  | Normal operating mode, $\mathrm{fIN}=175 \mathrm{MHz}$ at -0.5 dBFS , CLKTYP = OVDD, differential clock |  | 150.6 | 165 |  |
|  |  | Power-down mode clock idle, PD = OVDD |  | 0.1 |  |  |

## 14-Bit, 95Msps, 3.3V ADC

## MAX12555

## ELECTRICAL CHARACTERISTICS (continued)

$(\mathrm{VDD}=3.3 \mathrm{~V}, \mathrm{OV} D=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=$ REFOUT (internal reference) $, \mathrm{V} I \mathrm{~N}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=\mathrm{low}$, $\mathrm{G} \bar{T}=$ low, fCLK $=95 \mathrm{MHz}$ ( $50 \%$ duty cycle, 1.4 V P-P square wave), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Power Dissipation | Pdiss | Normal operating mode, <br> $\mathrm{f} / \mathrm{N}=175 \mathrm{MHz}$ at $-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=\mathrm{GND}$, <br> single-ended clock |  | 465 |  | mW |
|  |  | Normal operating mode, $\mathrm{f} \mathrm{IN}=175 \mathrm{MHz}$ at -0.5 dBFS , CLKTYP = OVDD, differential clock |  | 497 | 545 |  |
|  |  | Power-down mode clock idle, PD = OV ${ }_{\text {DD }}$ |  | 0.3 |  |  |
| Digital Output Supply Current | Iovdd | Normal operating mode, <br> $\mathrm{fin}=175 \mathrm{MHz}$ at $-0.5 \mathrm{dBFS}, \mathrm{OV} \mathrm{DD}=1.8 \mathrm{~V}$, <br> $C_{L} \approx 5 \mathrm{pF}$ | 10.2 |  |  | mA |
|  |  | Power-down mode clock idle, $\mathrm{PD}=\mathrm{OV}$ DD |  | 8 |  | $\mu \mathrm{A}$ |
| TIMING CHARACTERISTICS (Figure 6) |  |  |  |  |  |  |
| Clock Pulse-Width High | tch |  |  | 5.2 |  | ns |
| Clock Pulse-Width Low | tcL |  |  | 5.2 |  | ns |
| Data-Valid Delay | tDAV | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ (Note 6) |  | 5.2 |  | ns |
| Data Setup Time Before Rising Edge of DAV | tsetup | $C_{L}=5 p F($ Notes 6, 7) | 5.5 |  |  | ns |
| Data Hold Time After Rising Edge of DAV | thold | $C_{L}=5 p F($ Notes 6, 7) | 4.0 |  |  | ns |
| Wake-Up Time from Power-Down | twake | $\mathrm{V}_{\text {REFIN }}=2.048 \mathrm{~V}$ |  | 10 |  | ms |

Note 1: Specifications $\geq+25^{\circ} \mathrm{C}$ guaranteed by production test; $<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization.
Note 2: See definitions in the Parameter Definitions section at the end of this data sheet.
Note 3: Limit specifications include performance degradations due to a production test socket. Performance is improved when the MAX12555 is soldered directly to the PC board.
Note 4: Due to test-equipment-jitter limitations at $175 \mathrm{MHz}, 0.15 \%$ of the spectrum on each side of the fundamental is excluded from the spectral analysis.
Note 5: During power-down, D13-D0, DOR, and DAV are high impedance.
Note 6: Digital outputs settle to VIH or VIL.
Note 7: Guaranteed by design and characterization.

## 14-Bit, 95Msps, 3.3V ADC

Typical Operating Characteristics
$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{OV} D=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=\right.$ REFOUT (internal reference), $\mathrm{V}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=\mathrm{low}$, $\mathrm{G} / \overline{\mathrm{T}}=$ low, $\mathrm{fCLK} \approx 95 \mathrm{MHz}$ ( $50 \%$ duty cycle, $1.4 \mathrm{VP-P}$ square wave), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



SNGE-TONE FFT PLOT (8192-PQNT DATA RECORD)


TWO:TONEFT PLOT (16,384-PANT DATA RECORD)


SINGE-TONEFTT PLOT (8192-PANT DATA RECORD)


SINGE-TONEFTT PLOT (8192-PONT DATA RECORD)


INIEGRALNONLNEARTTY


SINGE-TONEFT PLOT (8192-PONT DATA RECORD)


TWO.TONEFTT PLOT (16,384-PANT DATA RECOPD)


DIFFERENIALNONLNEARITY


## 14-Bit, 95Msps, 3.3V ADC

Typical Operating Characteristics (continued)
$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{OV} D \mathrm{DD}=1.8 \mathrm{~V}, \mathrm{GND}=0\right.$, REFIN = REFOUT (internal reference), $\mathrm{V} \operatorname{IN}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=$ low, $\mathrm{G} / \mathrm{T}=$ low, $\mathrm{f} C L K \approx 95 \mathrm{MHz}$ ( $50 \%$ duty cycle, $1.4 \mathrm{VP-P}$ square wave), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SNR, SINAD
vs. SAMPUNGRATE


SNR, SINAD vs. ANALOGINPUT FREQUENCY


SFDR, THD
vs. SAMPUNGRATE


SFDR, THD vs. SAMPUNGRATE


SFDR -THD vs. ANALOGINPUT FREQUENCY


POWER DISSIPATION vs. SAMPUNGRATE


POWER DISSPATION vs. SAMPUNGRATE


POWER DISSIPATION vs. ANALOGINPUT FREQUENCY


## 14-Bit, 95Msps, 3.3V ADC

Typical Operating Characteristics (continued)
$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{OV} \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=\right.$ REFOUT (internal reference), $\mathrm{V} I \mathrm{~N}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=\mathrm{low}$, $\mathrm{G} / \mathrm{T}=$ low, $\mathrm{f} C L K \approx 95 \mathrm{MHz}$ ( $50 \%$ duty cycle, $1.4 \mathrm{VP-P}$ square wave), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SNR SINAD vs. ANALOGSUPPLY VOLTACE


SNR SINAD vs. DIGTAL SUPPLY VOLTACE


SFDR -THD
vs. ANALOGINPUT AMPUTUDE


SFDR, THD vs. ANALOGSUPPLY VOLTACE


SFDR, THD vs. DIGTALSUPPLY VOLTACE


POWERDISSPATION vs. ANALOGINPUT AMPUTUDE


POWERDISSPATION vs. ANALOGSUPPLY VOLTACE


POWER DISSPATION vs. DIGTAL SUPPLY VOLTAGE


## 14-Bit, 95Msps, 3.3V ADC

$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{OV}=1.8 \mathrm{~V}, \mathrm{GND}=0, \mathrm{REFIN}=\right.$ REFOUT (internal reference), $\mathrm{V}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=$ low, $\mathrm{G} / \mathrm{T}=$ low, $\mathrm{fCLK} \approx 95 \mathrm{MHz}$ ( $50 \%$ duty cycle, 1.4 V P-P square wave), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)






## 14-Bit, 95Msps, 3.3V ADC

Typical Operating Characteristics (continued)
$\left(V_{D D}=3.3 \mathrm{~V}, \mathrm{OV} D=1.8 \mathrm{~V}, \mathrm{GND}=0\right.$, REFIN $=$ REFOUT (internal reference), $\mathrm{V}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{CLKTYP}=$ high, $\mathrm{DCE}=$ high, $\mathrm{PD}=$ low, $\mathrm{G} / \mathrm{T}=$ low, $\mathrm{f} C L K \approx 95 \mathrm{MHz}$ ( $50 \%$ duty cycle, $1.4 \mathrm{VP-P}$ square wave), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


R SHORT-GRCUT PERFOPMANCE


R vs. TEMPRATURE



## 14-Bit, 95Msps, 3.3V ADC

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | REFP | Positive Reference I/O. The full-scale analog input range is $\pm\left(\mathrm{V}_{\text {REFP }}-\mathrm{V}_{\text {REFN }}\right) \times 2 / 3$. Bypass REFP to GND with a $0.1 \mu \mathrm{~F}$ capacitor. Connect a $1 \mu \mathrm{~F}$ capacitor in parallel with a $10 \mu \mathrm{~F}$ capacitor between REFP and REFN. Place the $1 \mu$ F REFP to REFN capacitor as close to the device as possible on the same side of the PC board. |
| 2 | REFN | Negative Reference I/O. The full-scale analog input range is $\pm\left(V_{\text {REFP }}-V_{\text {REFN }}\right) \times 2 / 3$. Bypass REFN to GND with a $0.1 \mu \mathrm{~F}$ capacitor. Connect a $1 \mu \mathrm{~F}$ capacitor in parallel with a $10 \mu \mathrm{~F}$ capacitor between REFP and REFN. Place the $1 \mu$ F REFP to REFN capacitor as close to the device as possible on the same side of the PC board. |
| 3 | COM | Common-Mode Voltage I/O. Bypass COM to GND with a $2.2 \mu \mathrm{~F}$ capacitor. Place the $2.2 \mu \mathrm{~F}$ COM to GND capacitor as close to the device as possible. This $2.2 \mu \mathrm{~F}$ capacitor can be placed on the opposite side of the PC board and connected to the MAX12555 through a via. |
| $\begin{gathered} 4,7,16 \\ 35 \end{gathered}$ | GND | Ground. Connect all ground pins and EP together. |
| 5 | INP | Positive Analog Input |
| 6 | INN | Negative Analog Input |
| 8 | DCE | Duty-Cycle Equalizer Input. Connect DCE low (GND) to disable the internal duty-cycle equalizer. Connect DCE high ( $O V_{D D}$ or $V_{D D}$ ) to enable the internal duty-cycle equalizer. |
| 9 | CLKN | Negative Clock Input. In differential clock input mode (CLKTYP = OV ${ }_{D D}$ or $V_{D D}$ ), connect the differential clock signal between CLKP and CLKN. In single-ended clock mode (CLKTYP = GND), apply the singleended clock signal to CLKP and connect CLKN to GND. |
| 10 | CLKP | Positive Clock Input. In differential clock input mode (CLKTYP = OV ${ }_{D D}$ or $V_{D D}$ ), connect the differential clock signal between CLKP and CLKN. In single-ended clock mode (CLKTYP = GND), apply the singleended clock signal to CLKP and connect CLKN to GND. |
| 11 | CLKTYP | Clock-Type Definition Input. Connect CLKTYP to GND to define the single-ended clock input. Connect CLKTYP to $O_{D D}$ or $V_{D D}$ to define the differential clock input. |
| 12-15, 36 | VDD | Analog Power Input. Connect $V_{D D}$ to a 3.15 V to 3.60 V power supply. Bypass $\mathrm{V}_{\mathrm{DD}}$ to $G N D$ with a parallel capacitor combination of $\geq 2.2 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. Connect all $\mathrm{V}_{\mathrm{DD}}$ pins to the same potential. |
| 17, 34 | OV ${ }_{\text {DD }}$ | Output-Driver Power Input. Connect OVDD to a 1.7 V to $V_{D D}$ power supply. Bypass OVDD to GND with a parallel capacitor combination of $\geq 2.2 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. |
| 18 | DOR | Data Out-of-Range Indicator. The DOR digital output indicates when the analog input voltage is out of range. When DOR is high, the analog input is beyond its full-scale range. When DOR is low, the analog input is within its full-scale range (Figure 6). |
| 19 | D13 | CMOS Digital Output Bit 13 (MSB) |
| 20 | D12 | CMOS Digital Output Bit 12 |
| 21 | D11 | CMOS Digital Output Bit 11 |
| 22 | D10 | CMOS Digital Output Bit 10 |
| 23 | D9 | CMOS Digital Output Bit 9 |
| 24 | D8 | CMOS Digital Output Bit 8 |
| 25 | D7 | CMOS Digital Output Bit 7 |
| 26 | D6 | CMOS Digital Output Bit 6 |
| 27 | D5 | CMOS Digital Output Bit 5 |

## 14-Bit, 95Msps, 3.3V ADC

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 28 | D4 | CMOS Digital Output Bit 4 |
| 29 | D3 | CMOS Digital Output Bit 3 |
| 30 | D2 | CMOS Digital Output Bit 2 |
| 31 | D1 | CMOS Digital Output Bit 1 |
| 32 | D0 | CMOS Digital Output Bit 0 (LSB) |
| 33 | DAV | Data-Valid Output. DAV is a single-ended version of the input clock that is compensated to correct for any input clock duty-cycle variations. DAV is typically used to latch the MAX12555 output data into an external back-end digital circuit. |
| 37 | PD | Power-Down Input. Force PD high for power-down mode. Force PD low for normal operation. |
| 38 | REFOUT | Internal Reference Voltage Output. For internal reference operation, connect REFOUT directly to REFIN or use a resistive divider from REFOUT to set the voltage at REFIN. Bypass REFOUT to GND with a $\geq 0.1 \mu \mathrm{~F}$ capacitor. |
| 39 | REFIN | Reference Input. In internal reference mode and buffered external reference mode, bypass REFIN to GND with a $\geq 0.1 \mu \mathrm{~F}$ capacitor. In these modes, VREFP - VREFN $=\mathrm{V}_{\text {REFIN }} \times 3 / 4$. For unbuffered external reference mode operation, connect REFIN to GND. |
| 40 | $\mathrm{G} / \bar{T}$ | Output-Format-Select Input. Connect G/T to GND for the two's-complement digital output format. Connect $G / \bar{T}$ to OV $_{D D}$ or $V_{D D}$ for the Gray code digital output format. |
| - | EP | Exposed Paddle. The MAX12555 relies on the exposed paddle connection for a low-inductance ground connection. Connect EP to GND to achieve specified performance. Use multiple vias to connect the top-side PC board ground plane to the bottom-side PC board ground plane. |



Figure 1. Pipeline Architecture-Stage Blocks

## 14-Bit, 95Msps, 3.3V ADC



Figure 2. Simplified Functional Diagram

## Detailed Description

The MAX12555 uses a 10-stage, fully differential, pipelined architecture (Figure 1) that allows for highspeed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. From input to output, the total clock-cycle latency is 8.0 clock cycles.
Each pipeline converter stage converts its input voltage into a digital output code. At every stage, except the last, the error between the input voltage and the digital output code is multiplied and passed along to the next pipeline stage. Digital error correction compensates for ADC comparator offsets in each pipeline stage and ensures no missing codes. Figure 2 shows the MAX12555 functional diagram.

Input Track-and-Hold (T/H) Circuit Figure 3 displays a simplified functional diagram of the input T/H circuit. This input T/H circuit allows for high analog input frequencies of 175 MHz and beyond and supports a common-mode input voltage of $\mathrm{V}_{\mathrm{DD}} / 2 \pm 0.5 \mathrm{~V}$. The MAX12555 sampling clock controls the ADC's switched-capacitor T/H architecture (Figure 3) allowing the analog input signal to be stored as a charge on the sampling capacitors. These switches are closed (track) when the sampling clock is high and open (hold) when the sampling clock is low (Figure 4). The analog input signal source must be capable of providing the dynamic current necessary to charge and discharge the sampling capacitors. To avoid signal degradation, these


Figure 3. Simplified Input T/H Circuit
capacitors must be charged to one-half LSB accuracy within one-half of a clock cycle.
The analog input of the MAX12555 supports differential or single-ended input drive. For optimum performance with differential inputs, balance the input impedance of INP and INN and set the common-mode voltage to midsupply (VDD / 2). The MAX12555 provides the optimum common-mode voltage of $\mathrm{V}_{\mathrm{DD}} / 2$ through the COM output when operating in internal reference mode and buffered external reference mode. This COM output voltage can be used to bias the input network as shown in Figures 10, 11, and 12.

Reference Output (REFOUT) An internal bandgap reference is the basis for all the internal voltages and bias currents used in the MAX12555. The power-down logic input (PD) enables and disables the reference circuit. The reference circuit requires 10 ms to power up and settle when power is applied to the MAX12555 or when PD transitions from high to low. REFOUT has approximately $17 \mathrm{k} \Omega$ to GND when the MAX12555 is in power-down.
The internal bandgap reference and its buffer generate $V_{\text {REFOUT }}$ to be 2.048 V . The reference temperature coefficient is typically $+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Connect an external $\geq 0.1 \mu \mathrm{~F}$ bypass capacitor from REFOUT to GND for stability.

## 14-Bit, 95Msps, 3.3V ADC



Figure 4. T/H Aperture Timing

REFOUT sources up to 1.0 mA and sinks up to 0.1 mA for external circuits with a load regulation of $35 \mathrm{mV} / \mathrm{mA}$. Short-circuit protection limits IREFOUT to a 2.1 mA source current when shorted to GND and a 0.24 mA sink current when shorted to VDD.

## Analog Inputs and Reference Configurations

The MAX12555 full-scale analog input range is adjustable from $\pm 0.35 \mathrm{~V}$ to $\pm 1.10 \mathrm{~V}$ with a $\mathrm{V}_{\mathrm{DD}} / 2 \pm 0.5 \mathrm{~V}$ common-mode input range. The MAX12555 provides three modes of reference operation. The voltage at REFIN (VREFIN) sets the reference operation mode (Table 1).
To operate the MAX12555 with the internal reference, connect REFOUT to REFIN either with a direct short or through a resistive divider. In this mode, COM, REFP, and REFN are low-impedance outputs with $\mathrm{VCOM}_{\mathrm{CO}}=$ $\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}} / 2+\mathrm{V}_{\text {REFIN }} \times 3 / 8$, and $\mathrm{V}_{\text {REFN }}=$ VDD / $2-V_{\text {REFIN }} \times 3 / 8$. The REFIN input impedance is very large ( $>50 \mathrm{M} \Omega$ ). When driving REFIN through a
resistive divider, use resistances $\geq 10 \mathrm{k} \Omega$ to avoid loading REFOUT.
Buffered external reference mode is virtually identical to internal reference mode except that the reference source is derived from an external reference and not the MAX12555 REFOUT. In buffered external reference mode, apply a stable 0.7 V to 2.2 V source at REFIN. In this mode, COM, REFP, and REFN are low-impedance outputs with $\mathrm{V}_{C O M}=\mathrm{V}_{D D} / 2, \mathrm{~V}_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}} / 2+\mathrm{V}_{\text {REFIN }}$ $\times 3 / 8$, and $V_{\text {REFN }}=V_{D D} / 2-V_{\text {REFIN }} \times 3 / 8$.
To operate the MAX12555 in unbuffered external reference mode, connect REFIN to GND. Connecting REFIN to GND deactivates the on-chip reference buffers for COM, REFP, and REFN. With the respective buffers deactivated, COM, REFP, and REFN become highimpedance inputs and must be driven through separate, external reference sources. Drive $\mathrm{V}_{C O M}$ to $\mathrm{V}_{\mathrm{DD}} / 2$ $\pm 5 \%$, and drive REFP and REFN so $\mathrm{V}_{\mathrm{COM}}=(\mathrm{V}$ REFP + $\mathrm{V}_{\text {REFN }}$ ) / 2. The full-scale analog input range is $\pm$ (VREFP - Vrefn) x $2 / 3$.

## Table 1. Reference Modes

| $\mathrm{V}_{\text {REFIN }}$ | REFERENCE MODE |
| :---: | :---: |
| $35 \%$ VREFOUT to $100 \%$ VREFOUT | Internal Reference Mode. Drive REFIN with REFOUT either through a direct short or a resistive divider. <br> The full-scale analog input range is $\pm \mathrm{V}_{\text {REFIN }} / 2$ : <br> $\mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{DD}} / 2$ <br> $V_{\text {REFP }}=V_{D D} / 2+V_{\text {REFIN }} \times 3 / 8$ <br> $V_{\text {REFN }}=V_{D D} / 2-V_{\text {REFIN }} \times 3 / 8$ |
| 0.7 V to 2.2V | Buffered External Reference Mode. Apply an external 0.7V to 2.2 V reference voltage to REFIN. <br> The full-scale analog input range is $\pm \mathrm{V}_{\text {REFIN }} / 2$ : <br> $\mathrm{V}_{C O M}=\mathrm{V}_{\mathrm{DD}} / 2$ <br> $V_{\text {REFP }}=V_{D D} / 2+V_{\text {REFIN }} \times 3 / 8$ <br> $V_{\text {REFN }}=V_{D D} / 2-V_{\text {REFIN }} \times 3 / 8$ |
| $<0.4 \mathrm{~V}$ | Unbuffered External Reference Mode. Drive REFP, REFN, and COM with external reference sources. The full-scale analog input range is $\pm$ (VREFP - VREFN) $\times 2 / 3$. |

## 14-Bit, 95Msps, 3.3V ADC

All three modes of reference operation require the same bypass capacitor combinations. Bypass COM with a $2.2 \mu \mathrm{~F}$ capacitor to GND. Bypass REFP and REFN each with a $0.1 \mu \mathrm{~F}$ capacitor to GND. Bypass REFP to REFN with a $1 \mu \mathrm{~F}$ capacitor in parallel with a $10 \mu \mathrm{~F}$ capacitor. Place the $1 \mu \mathrm{~F}$ capacitor as close to the device as possible on the same side of the PC board. Bypass REFIN and REFOUT to GND with a $0.1 \mu \mathrm{~F}$ capacitor.
For detailed circuit suggestions, see Figure 13 and Figure 14.

## Clock Input and Clock Control Lines

(CLKP, CLKN, CLKTYP)
The MAX12555 accepts both differential and singleended clock inputs. For single-ended clock input operation, connect CLKTYP to GND, CLKN to GND, and drive CLKP with the external single-ended clock signal. For differential clock input operation, connect CLKTYP to OVDD or VDD, and drive CLKP and CLKN with the external differential clock signal. To reduce clock jitter, the external single-ended clock must have sharp falling edges. Consider the clock input as an analog input and route it away from any other analog inputs and digital signal lines.
CLKP and CLKN are high impedance when the MAX12555 is powered down (Figure 5).
Low clock jitter is required for the specified SNR performance of the MAX12555. Analog input sampling occurs on the falling edge of the clock signal, requiring this edge to have the lowest possible jitter. Jitter limits the maximum SNR performance of any ADC according to the following relationship:

$$
\mathrm{SNR}=20 \times \log \left(\frac{1}{2 \times \pi \mathrm{f}_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{J}}}\right)
$$

where $f / \mathrm{N}$ represents the analog input frequency and $t_{J}$ is the total system clock jitter. Clock jitter is especially critical for undersampling applications. For example, assuming that clock jitter is the only noise source, to obtain the specified 72.1 dB of SNR with a 175 MHz input frequency, the system must have less than 0.23ps of clock jitter. In actuality, there are other noise sources such as thermal noise and quantization noise that contribute to the system noise, requiring the clock jitter to be less than 0.14 ps to obtain the specified 72.1 dB of SNR at 175 MHz .


Figure 5. Simplified Clock Input Circuit

Clock Duty-Cycle Equalizer (DCE) Connect DCE high to enable the clock duty-cycle equalizer ( $\mathrm{DCE}=\mathrm{OV}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Connect DCE low to disable the clock duty-cycle equalizer ( $\mathrm{DCE}=\mathrm{GND}$ ). With the clock duty-cycle equalizer enabled, the MAX12555 is insensitive to the duty cycle of the signal applied to CLKP and CLKN. Duty cycles from $35 \%$ to $65 \%$ are acceptable with the clock duty-cycle equalizer enabled.
The clock duty-cycle equalizer uses a delay-locked loop (DLL) to create internal timing signals that are duty-cycle independent. Due to this DLL, the MAX12555 requires approximately 100 clock cycles to acquire and lock to new clock frequencies.
Although not recommended, disabling the clock dutycycle equalizer reduces the analog supply current by 1.6 mA . With the clock duty-cycle equalizer disabled, the MAX12555's dynamic performance varies depending on the duty cycle of the signal applied to CLKP and CLKN.

## 14-Bit, 95Msps, 3.3V ADC



Figure 6. System Timing Diagram

## System-Timing Requirements

Figure 6 shows the relationship between the clock, analog inputs, DAV indicator, DOR indicator, and the resulting output data. The analog input is sampled on the falling edge of the clock signal and the resulting data appears at the digital outputs 8.0 clock cycles later.
The DAV indicator is synchronized with the digital output and optimized for use in latching data into digital back-end circuitry. Alternatively, digital back-end circuitry can be latched with the rising edge of the conversion clock (CLKP-CLKN).

Data-Valid Output (DAV)
DAV is a single-ended version of the input clock (CLKP) with a delay (tDAV). Output data changes on the falling edge of DAV, and DAV rises once output data is valid (Figure 6).
The state of the duty-cycle equalizer input (DCE) changes the waveform at DAV. With the duty-cycle equalizer disabled (DCE = low), the DAV signal is a sin-gle-ended version of CLKP delayed by 5.2 ns (tDAv).

With the duty-cycle equalizer enabled (DCE = high), the DAV signal has a fixed pulse width that is independent of CLKP. In either case, with DCE high or low, output data at D13-D0 and DOR are valid from 5.5 ns before the rising edge of DAV to 4.0 ns after the rising edge of DAV, and the falling edge of DAV is synchronized to have a $5.2 n s$ (tDAV) delay from the falling edge of CLKP.
DAV is high impedance when the MAX12555 is in power-down (PD = high). DAV is capable of sinking and sourcing $600 \mu \mathrm{~A}$ and has three times the drive strength of D13-D0 and DOR. DAV is typically used to latch the MAX12555 output data into an external backend digital circuit.
Keep the capacitive load on DAV as low as possible ( $<25 \mathrm{pF}$ ) to avoid large digital currents feeding back into the analog portion of the MAX12555 and degrading its dynamic performance. An external buffer on DAV isolates it from heavy capacitive loads. Refer to the MAX12555 evaluation kit schematic for an example of DAV driving back-end digital circuitry through an external buffer.

## 14-Bit, 95Msps, 3.3V ADC

## Data Out-of-Range Indicator (DOR)

The DOR digital output indicates when the analog input voltage is out of range. When DOR is high, the analog input is out of range. When DOR is low, the analog input is within range. The valid differential input range is from (VRefp - Vrefn) x $3 / 4$ to (VRefn - Vrefp) $3 / 4$. Signals outside this valid differential range cause DOR to assert high as shown in Table 2 and Figure 6.
DOR is synchronized with DAV and transitions along with the output data D13-D0. There is an 8.0 clockcycle latency in the DOR function as is with the output data (Figure 6).
DOR is high impedance when the MAX12555 is in power-down ( $\mathrm{PD}=$ high). DOR enters a high-impedance state within 10 ns after the rising edge of PD and becomes active 10ns after PD's falling edge.

Digital Output Data (D13-DO), Output Format (G/T) The MAX12555 provides a 14-bit, parallel, tri-state output bus. D13-D0 and DOR update on the falling edge of DAV and are valid on the rising edge of DAV.
The MAX12555 output data format is either Gray code or two's complement, depending on the logic input $\mathrm{G} / \overline{\mathrm{T}}$. With $G / \bar{T}$ high, the output data format is Gray code. With $G \widetilde{T}$ low, the output data format is two's complement. See Figure 9 for a binary-to-Gray and Gray-tobinary code-conversion example.
The following equations, Table 2, Figure 7, and Figure 8 define the relationship between the digital output and the analog input:
$\mathrm{V}_{\text {INP }}-\mathrm{V}_{\text {INN }}=\left(\mathrm{V}_{\text {REFP }}-\mathrm{V}_{\text {REFN }}\right) \times \frac{4}{3} \times \frac{\mathrm{CODE}_{10}-8192}{16384}$ for Gray code $(\mathrm{G} \bar{T}=1)$.

$$
V_{\text {INP }}-V_{\text {INN }}=\left(V_{\text {REFP }}-V_{\text {REFN }}\right) \times \frac{4}{3} \times \frac{\mathrm{CODE}_{10}}{16384}
$$

for two's complement ( $\mathrm{G} / \overline{\mathrm{T}}=0$ ).
where $\operatorname{CODE}_{10}$ is the decimal equivalent of the digital output code as shown in Table 2.
Digital outputs D13-D0 are high impedance when the MAX12555 is in power-down ( $\mathrm{PD}=$ high). D13-D0 transition high 10 ns after the rising edge of PD and become active 10 ns after PD's falling edge.
Keep the capacitive load on the MAX12555 digital outputs D13-D0 as low as possible ( $<15 \mathrm{pF}$ ) to avoid large digital currents feeding back into the analog portion of the MAX12555 and degrading its dynamic performance. The addition of external digital buffers on the digital outputs isolates the MAX12555 from heavy capacitive loading. To improve the dynamic performance of the MAX12555, add $220 \Omega$ resistors in series with the digital outputs close to the MAX12555. Refer to the MAX12555 evaluation kit schematic for an example of the digital outputs driving a digital buffer through $220 \Omega$ series resistors.

Power-Down Input (PD) The MAX12555 has two power modes that are controlled with the power-down digital input (PD). With PD low, the MAX12555 is in normal operating mode. With PD high, the MAX12555 is in power-down mode.
The power-down mode allows the MAX12555 to efficiently use power by transitioning to a low-power state when conversions are not required. Additionally, the MAX12555 parallel output bus is high impedance in power-down mode, allowing other devices on the bus to be accessed.

14-Bit, 95Msps, 3.3V ADC
Table 2. Output Codes vs. Input Voltage

| GRAY-CODE OUTPUT CODE ( $\mathrm{G} / \overline{\mathrm{T}}=1$ ) |  |  |  | TWO'S-COMPLEMENT OUTPUT CODE ( $\mathrm{G} \overline{\mathrm{T}}=0$ ) |  |  |  | $\left.\begin{array}{c} V_{\text {INP }}-V_{I N N} \\ \left(\begin{array}{l} \text { REFP } \\ \text { VREFN } \end{array}=0.4882 \mathrm{in}\right. \end{array}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BINARY <br> D13 D0 | DOR | HEXADECIMAL EQUIVALENT OF D13 D0 | DECIMAL EQUIVALENT OF D13 DO $\left(\right.$ CODE $\left._{10}\right)$ | BINARY | DOR | $\qquad$ | DECIMAL EQUIVALENT OF D13 D0 $\left(\right.$ CODE $\left._{10}\right)$ |  |
| 10000000000000 | 1 | 0x2000 | +16383 | 01111111111111 | 1 | 0x1FFF | +8191 | $>+1.023875 \mathrm{~V}$ (DATA OUT OF RANGE) |
| 10000000000000 | 0 | 0x2000 | +16383 | 01111111111111 | 0 | 0x1FFF | +8191 | +1.023875V |
| 10000000000001 | 0 | 0x2001 | +16382 | 01111111111110 | 0 | 0x1FFE | +8190 | $+1.023750 \mathrm{~V}$ |
| 11000000000011 | 0 | 0x3003 | +8194 | 00000000000010 | 0 | 0x0002 | +2 | +0.000250V |
| 11000000000001 | 0 | 0x3001 | +8193 | 00000000000001 | 0 | 0x0001 | +1 | $+0.000125 \mathrm{~V}$ |
| 11000000000000 | 0 | 0x3000 | +8192 | 00000000000000 | 0 | 0x0000 | 0 | +0.000000V |
| 01000000000000 | 0 | 0x1000 | +8191 | 11111111111111 | 0 | 0x3FFF | -1 | -0.000125V |
| 01000000000001 | 0 | 0x1001 | +8190 | 11111111111110 | 0 | 0x3FFE | -2 | $-0.000250 \mathrm{~V}$ |
|  |  |  |  |  |  |  |  |  |
| 00000000000001 | 0 | 0x0001 | +1 | 10000000000001 | 0 | 0x2001 | -8191 | -1.023875V |
| 00000000000000 | 0 | 0x0000 | 0 | 10000000000000 | 0 | 0x2000 | -8192 | -1.024000V |
| 00000000000000 | 1 | 0x0000 | 0 | 10000000000000 | 1 | 0x2000 | -8192 | <-1.024000V (DATA OUT OF RANGE) |

## 14-Bit, 95Msps, 3.3V ADC



Figure 7. Two's-Complement Transfer Function ( $G / \bar{T}=0$ )

In power-down mode, all internal circuits are off, the analog supply current reduces to 0.1 mA , and the digital supply current reduces to 0.008 mA . The following list shows the state of the analog inputs and digital outputs in power-down mode:

- INP, INN analog inputs are disconnected from the internal input amplifier (Figure 3).
- REFOUT has approximately $17 \mathrm{k} \Omega$ to GND.
- REFP, COM, REFN go high impedance with respect to $\mathrm{V}_{\mathrm{DD}}$ and GND , but there is an internal $4 \mathrm{k} \Omega$ resistor between REFP and COM, as well as an internal $4 \mathrm{k} \Omega$ resistor between REFN and COM.
- D13-D0, DOR, and DAV go high impedance.
- CLKP, CLKN go high impedance (Figure 5).

The wake-up time from power-down mode is dominated by the time required to charge the capacitors at REFP, REFN, and COM. In internal reference mode and buffered external reference mode, the wake-up time is typically 10 ms with the recommended capacitor array (Figure 13). When operating in unbuffered external reference mode, the wake-up time is dependent on the external reference drivers.


Figure 8. Gray-Code Transfer Function ( $G / \bar{T}=1$ )

## Applications Information

Using Transformer Coupling In general, the MAX12555 provides better SFDR and THD performance with fully differential input signals as opposed to single-ended input drive. In differential input mode, even-order harmonics are lower as both inputs are balanced, and each of the ADC inputs only requires half the signal swing compared to singleended input mode.
An RF transformer (Figure 10) provides an excellent solution to convert a single-ended input source signal to a fully differential signal, required by the MAX12555 for optimum performance. Connecting the center tap of the transformer to COM provides a VDD / 2 DC level shift to the input. Although a $1: 1$ transformer is shown, a step-up transformer can be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, can also improve the overall distortion. The configuration of Figure 10 is good for frequencies up to Nyquist (fclk / 2).
The circuit of Figure 11 converts a single-ended input signal to fully differential just as Figure 10. However, Figure 11 utilizes an additional transformer to improve the common-mode rejection, allowing high-frequency

## 14-Bit, 95Msps, 3.3V ADC



Figure 9. Binary-to-Gray and Gray-to-Binary Code Conversion

## 14-Bit, 95Msps, 3.3V ADC



Figure 10. Transformer-Coupled Input Drive for Input Frequencies Up to Nyquist


Figure 12. Single-Ended, AC-Coupled Input Drive


Figure 11. Transformer-Coupled Input Drive for Input Frequencies Beyond Nyquist
signals beyond the Nyquist frequency. The two sets of termination resistors provide an equivalent $50 \Omega$ termination to the signal source. The second set of termination resistors connects to COM, providing the correct input common-mode voltage. Two $0 \Omega$ resistors in series with the analog inputs allow high IF input frequencies. These $0 \Omega$ resistors can be replaced with low-value resistors to limit the input bandwidth.

Single-Ended, AC-Coupled Input Signal Figure 12 shows an AC-coupled, single-ended input application. The MAX4108 provides high speed, high bandwidth, low noise, and low distortion to maintain the input signal integrity.

## 14-Bit, 95Msps, 3.3V ADC



Figure 13. External Buffered Reference Driving Multiple ADCs

## Buffered External Reference Drives Multiple ADCs

The buffered external reference mode allows for more control over the MAX12555 reference voltage and allows multiple converters to use a common reference. The REFIN input impedance is $>50 \mathrm{M} \Omega$.

Figure 13 uses the MAX6029EUK21 precision 2.048 V reference as a common reference for multiple converters. The 2.048 V output of the MAX6029 passes through a one-pole 10 Hz lowpass filter to the MAX4230. The MAX4230 buffers the 2.048 V reference and provides additional 10 Hz lowpass filtering before its output is applied to the REFIN input of the MAX12555.

## 14-Bit, 95Msps, 3.3V ADC



Figure 14. External Unbuffered Reference Driving Multiple ADCs

## Unbuffered External

Reference Drives Multiple ADCs
The unbuffered external reference mode allows for precise control over the MAX12555 reference and allows multiple converters to use a common reference. Connecting REFIN to GND disables the internal reference, allowing REFP, REFN, and COM to be driven directly by a set of external reference sources.

Figure 14 uses the MAX6029EUK30 precision 3.000 V reference as a common reference for multiple converters. A seven-component resistive divider chain follows the MAX6029 voltage reference. The $0.47 \mu \mathrm{~F}$ capacitor along this chain creates a 10 Hz lowpass filter. Three MAX4230 operational amplifiers buffer taps along this resistor chain providing $2.413 \mathrm{~V}, 1.647 \mathrm{~V}$, and 0.880 V to the MAX12555's REFP, COM, REFN reference inputs,

## 14-Bit, 95Msps, 3.3V ADC

respectively. The feedback around the MAX4230 op amps provides additional 10 Hz lowpass filtering. The 2.413 V and 0.880 V reference voltages set the full-scale analog input range to $\pm 1.022 \mathrm{~V}= \pm\left(\mathrm{V}_{\text {REFP }}-\mathrm{V}_{\text {REFN }}\right) \times 2 / 3$. A common power source for all active components removes any concern regarding power-supply sequencing when powering up or down.

## Grounding, Bypassing, and Board Layout

The MAX12555 requires high-speed board layout design techniques. Refer to the MAX12555 evaluation kit data sheet for a board layout reference. Locate all bypass capacitors as close to the device as possible, preferably on the same side of the board as the ADC, using surface-mount devices for minimum inductance. Bypass VDD to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. Bypass OVDD to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $2.2 \mu \mathrm{~F}$ ceramic capacitor.
Multilayer boards with ample ground and power planes produce the highest level of signal integrity. All MAX12555 GNDs and the exposed back-side paddle must be connected to the same ground plane. The MAX12555 relies on the exposed back-side paddle connection for a low-inductance ground connection. Use multiple vias to connect the top-side ground to the bottom-side ground. Isolate the ground plane from any noisy digital system ground planes such as a DSP or output buffer ground.
Route high-speed digital signal traces away from the sensitive analog traces. Keep all signal lines short and free of $90^{\circ}$ turns.
Ensure that the differential analog input network layout is symmetric and that all parasitics are balanced equally. Refer to the MAX12555 evaluation kit data sheet for an example of symmetric input layout.

## Parameter Definitions

Integral Nonlinearity (INL) Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. For the MAX12555, this straight line is between the end points of the transfer function, once offset and gain errors have been nullified. INL deviations are measured at every step of the transfer function and the worst-case deviation is reported in the Electrical Characteristics table.

## Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no
missing codes and a monotonic transfer function. For the MAX12555, DNL deviations are measured at every step of the transfer function and the worst-case deviation is reported in the Electrical Characteristics table.

Offset Error Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. Ideally the midscale MAX12555 transition occurs at 0.5 LSB above midscale. The offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transition point.

## Gain Error

 Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. The slope of the actual transfer function is measured between two data points: positive full scale and negative full scale. Ideally, the positive full-scale MAX12555 transition occurs at 1.5 LSBs below positive full scale, and the negative fullscale transition occurs at 0.5 LSB above negative full scale. The gain error is the difference of the measured transition points minus the difference of the ideal transition points.Small-Signal Noise Floor (SSNF) Small-signal noise floor is the integrated noise and distortion power in the Nyquist band for small-signal inputs. The DC offset is excluded from this noise calculation. For this converter, a small signal is defined as a single tone with an amplitude less than -35dBFS. This parameter captures the thermal and quantization noise characteristics of the converter and is used to help calculate the overall noise figure of a receive channel. Go to www.maxim-ic.com for application notes on thermal + quantization noise floor.

## Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution ( N bits):

$$
\mathrm{SNR}_{[\max ]}=6.02 \times \mathrm{N}+1.76
$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the

## 14-Bit, 95Msps, 3.3V ADC

fundamental, the first six harmonics (HD2-HD7), and the DC offset:

$$
\mathrm{SNR}=20 \times \log \left(\frac{\text { SIGNAL }_{\text {RMS }}}{\text { NOISE }_{\text {RMS }}}\right)
$$

## Signal-to-Noise Plus Distortion (SINAD)

 SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus the RMS distortion. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first six harmonics (HD2-HD7), and the DC offset. RMS distortion includes the first six harmonics (HD2-HD7):$$
\text { SINAD }=20 \times \log \left(\frac{\text { SIGNAL }_{\text {RMS }}}{\sqrt{\text { NOISE }_{\text {RMS }}{ }^{2}+\text { DISTORTION }_{\text {RMS }}{ }^{2}}}\right)
$$

Effective Number of Bits (ENOB) ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed from:

$$
\mathrm{ENOB}=\left(\frac{\mathrm{SINAD}-1.76}{6.02}\right)
$$

## Single-Tone Spurious-Free

Dynamic Range (SFDR)
SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS amplitude of the next-largest spurious component, excluding DC offset.

Total Harmonic Distortion (THD) THD is the ratio of the RMS sum of the first six harmonics of the input signal to the fundamental itself. This is expressed as:

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $\mathrm{V}_{7}$ are the amplitudes of the 2nd- through 7th-order harmonics (HD2-HD7).

Intermodulation Distortion (IMD)
IMD is the ratio of the RMS sum of the intermodulation products to the RMS sum of the two fundamental input tones. This is expressed as:

$$
I M D=20 \times \log \left(\frac{\sqrt{V_{M M 1}{ }^{2}+V_{M M 2}{ }^{2}+\ldots \ldots . .+V_{M M 13}{ }^{2}+V_{I M 14}{ }^{2}}}{\sqrt{V_{1}{ }^{2}+V_{2}{ }^{2}}}\right)
$$

The fundamental input tone amplitudes ( $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ ) are at -7dBFS. Fourteen intermodulation products ( $\mathrm{V}_{\mathrm{IM}}$ ) are used in the MAX12555 IMD calculation. The intermodulation products are the amplitudes of the output spectrum at the following frequencies, where fiN1 and $\mathrm{f} / \mathrm{N} 2$ are the fundamental input tone frequencies:

- Second-order intermodulation products:

- Third-order intermodulation products:

- Fourth-order intermodulation products:

- Fifth-order intermodulation products:
 fin2, $3 \times$ fin2 $+2 \times$ fin1

Third-Order Intermodulation (IM3)
IM3 is the total power of the third-order intermodulation products to the Nyquist frequency relative to the total input power of the two input tones $\mathrm{f}_{\mathrm{IN} 1}$ and $\mathrm{f}_{\mathrm{IN} 2}$. The individual input tone levels are at -7 dBFS . The thirdorder intermodulation products are $2 \times \mathrm{ff}_{\mathrm{N} 1}-\mathrm{fin}_{\mathrm{I} 2}, 2 \times$ $\mathrm{fin}_{\mathrm{I} 2}-\mathrm{f}_{\mathrm{IN} 1}, 2 \times \mathrm{fIN} 1+\mathrm{f} / \mathrm{N} 2,2 \times \mathrm{fIN} 2+\mathrm{f}_{\mathrm{IN}} 1$.

## Two-Tone Spurious-Free Dynamic Range

(SFDRTT)
SFDRTT represents the ratio, expressed in decibels, of the RMS amplitude of either input tone to the RMS amplitude of the next-largest spurious component in the spectrum, excluding DC offset. This spurious component can occur anywhere in the spectrum up to Nyquist and is usually an intermodulation product or a harmonic.

## Aperture Delay

 The MAX12555 samples data on the falling edge of its sampling clock. In actuality, there is a small delay between the falling edge of the sampling clock and the actual sampling instant. Aperture delay ( $t_{A D}$ ) is the time defined between the falling edge of the sampling clock and the instant when an actual sample is taken (Figure 4).
## 14-Bit, 95Msps, 3.3V ADC

## Aperture Jitter

Figure 4 depicts the aperture jitter ( $\mathrm{t} A \mathrm{~J}$ ), which is the sample-to-sample variation in the aperture delay.

Output Noise (nout)
The output noise (nOUT) parameter is similar to the thermal + quantization noise parameter and is an indication of the ADC's overall noise performance.
No fundamental input tone is used to test for nout; INP, INN, and COM are connected together and 1024k data points collected. nout is computed by taking the RMS value of the collected data points after the mean is removed.

Overdrive Recovery Time Overdrive recovery time is the time required for the ADC to recover from an input transient that exceeds the full-scale limits. The MAX12555 specifies overdrive recovery time using an input transient that exceeds the full-scale limits by $\pm 10 \%$.

Pin Configuration


## 14-Bit, 95Msps, 3.3V ADC

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. | 36L 6x6 |  |  | 40. $6 \times 6$ |  |  | 48. $6 \times 6$ |  |  |
| SYueol | MN. | NOM. | max. | UN. | NOM. | max. | MK. | NOM. | max. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | - | 0.05 |
| ${ }^{\text {a } 2}$ | 0.20 REF . |  |  | 0.20 Ref. |  |  | 0.20 REF . |  |  |
| $b$ | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.15 | 0.20 | 0.25 |
| 0 | 5.90 | 8.00 | 6.10 | 5.90 | 8.00 | 6.10 | 5.90 | 6.00 | 6.10 |
| E | 5.90 | 8.00 | 6.10 | 5.90 | 8.00 | 6.10 | 5.80 | 6.00 | 8.10 |
| e | 0.50 BSC . |  |  | 0.50 BSC . |  |  | 0.40 BSC . |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | 0.35 | 0.45 |
| L | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.40 | 0.50 | 0.60 |
| L | - | - | - | - | - | - | 0.30 | 0.40 | 0.50 |
| $N$ | 36 |  |  | 40 |  |  | 48 |  |  |
| No | 9 |  |  | 10 |  |  | 12 |  |  |
| NE | 9 |  |  | 10 |  |  | 12 |  |  |
| JEDEC | WUD-1 |  |  | W $\omega$ D-2 |  |  | - |  |  |


Notes:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. Nis the total number of terminals.
4. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE
ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. Dimension bapplies to metallized terminal and is measured between 0.25 mm AND 0.30 mm from terminal tip
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR 0.4 mm LEAD PITCH PACKAGE T4866-1.
BDALAS ノUAXINV
10. WARPAGE SHALL NOT EXCEED 0.10 mm .


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

