

# TMS28F210 1048576-BIT FLASH MEMORY

SMJS210B - DECEMBER 1992 - REVISED JUNE 1995

- Organization . . . 64K × 16 Flash Memory
- Pin Compatible With Existing 1-Megabit EPROMs
- All Inputs/Outputs TTL Compatible
- V<sub>CC</sub> Tolerance ±10%
- Maximum Access/Minimum Cycle Time
  - '28F210-10      100 ns
  - '28F210-12      120 ns
  - '28F210-15      150 ns
  - '28F210-17      170 ns
- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In and Choice of Operating Temperature Ranges
- Chip Erase Before Reprogramming
- 10000 and 1000 Program/Erase Cycles
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
  - 40°C to 125°C


## description

The TMS28F210 is a 1048576-bit, programmable read-only memory that can be electrically bulk erased and reprogrammed. It is available in 10000 and 1000 program/erase endurance cycle versions.


The TMS28F210 flash memory is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15.2 mm (600-mil) center and a 44-lead plastic leaded-chip carrier package using 1.25 mm (50-mil) lead spacing (FN suffix).

The TMS28F210 is characterized for operation in temperature ranges of 0°C to 70°C (NL and FNL suffixes), -40°C to 85°C (NE and FNE suffixes), and -40°C to 125°C (NQ and FNQ suffixes). All packages are offered with 168-hour burn-in (4 suffix).

**N PACKAGE  
(TOP VIEW)**



**FN PACKAGE  
(TOP VIEW)**



**PIN NOMENCLATURE**

A0-A15	Address Inputs
DQ0-DQ15	Inputs (programming)/Outputs
E	Chip Enable
G	Output Enable
NC	No Internal Connection
VCC	5-V Power Supply
VSS	Ground
VPP	12-V Power Supply†
W	Program

† Only in program mode

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

7-47


8961725 0085541 512

PRODUCT PREVIEW

# TMS28F210 1048576-BIT FLASH MEMORY

SMJS210B - DECEMBER 1992 - REVISED JUNE 1995

## device symbol nomenclature



PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


7-48

8961725 0085542 459

# TMS28F210 1048576-BIT FLASH MEMORY

SMJS210B - DECEMBER 1992 - REVISED JUNE 1995

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the N package.

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


7-49

8961725 0085543 395

**TMS28F210**  
**1048576-BIT FLASH MEMORY**

SMJS210B - DECEMBER 1992 - REVISED JUNE 1995

**functional block diagram**



**PRODUCT PREVIEW**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-50

8961725 0085544 221

Table 1. Operation Modes

MODE		FUNCTION†							DQ0-DQ15	
		N PACKAGE	Vpp‡	$\bar{E}$	$\bar{G}$	A0	A9	$\bar{W}$	3-10, 12-19	
			1	2	20	21	31	39	21-14, 11-4	
FN PACKAGE		2	3	22	24	35	43	Data Out		
Read	Read	VpPL	VIL	VIL	X	X	VIH	Data Out		
	Output Disable	VpPL	VIL	VIH	X	X	VIH	Hi-Z		
	Standby and Write Inhibit	VpPL	VIH	X	X	X	X	Hi-Z		
	Algorithm-Selection Mode	VpPL	VIL	VIL	VIL	VID	VIH	Mfr Equivalent Code 0097h		
				VIH	Device Equivalent Code 00E5h					
Read/ Write	Read	VppH	VIL	VIL	X	X	VIH	Data Out		
	Output Disable	VppH	VIL	VIH	X	X	VIH	Hi-Z		
	Standby and Write Inhibit	VppH	VIH	X	X	X	X	Hi-Z		
	Write	VppH	VIL	VIH	X	X	VIL	Data In		

† X can be VIL or VIH.

‡ VpPL ≤ VCC + 2 V; VppH is the programming voltage specified for the device. For more details, see the recommended operating conditions.

**operation**

**read/output disable**

When the outputs of two or more TMS28F210s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F210, a low-level signal is applied to the  $\bar{E}$  and  $\bar{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

**standby and write inhibit**

Active ICC current can be reduced from 50 mA to 1 mA by applying a high TTL level on  $\bar{E}$  or to 100 µA with a high CMOS level on  $\bar{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F210 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

**algorithm-selection mode**

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to VID. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 0097h, and A0 high selects the device-equivalent code 00E5h, as shown in the algorithm-selection mode table below:

IDENTIFIER <sup>§</sup>	PINS <sup>§</sup>									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	VIL	1	0	0	1	0	1	1	1	0097
Device-Equivalent Code	VIH	1	1	1	0	0	1	0	1	00E5

<sup>§</sup> D8-D15 are not shown in the table because the upper 8 data bits read 0.

<sup>§</sup>  $\bar{E} = \bar{G} = A1-A8 = A10-A15 = VIL$ ,  $A9 = VID$ ,  $VPP = VpPL$

**programming and erasure**

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77261-1443

8961725 0085545 168

# TMS28F210 1048576-BIT FLASH MEMORY

SMJS210B – DECEMBER 1992 – REVISED JUNE 1995

## command register

The command register controls the program and erase functions of the TMS28F210. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When  $V_{pp}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\bar{E}$  is low and  $\bar{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

## power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{pp}$  require it to have a bypass capacitor as well. Printed circuit traces for both power supplies should be appropriate to handle the current demand.

Table 2. Command Definitions

COMMAND	REQUIRED BUS CYCLES	FIRST BUS CYCLE			SECOND BUS CYCLE		
		OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA
Read	1	Write	X	0000h	Read	RA	RD
Algorithm-Selection Mode	3	Write	X	0090h	Read	0000 0001	0097h 00E5h
Set-Up-Erase/Erase	2	Write	X	0020h	Write	X	20h
Erase Verify	2	Write	EA	00A0h	Read	X	EVD
Set-Up-Program/Program	2	Write	X	0040h	Write	PA	PD
Program Verify	2	Write	X	00C0h	Read	X	PVD
Reset	2	Write	X	00FFh	Write	X	00FFh

† Modes of operation are defined in Table 1.

Legend:

- EA Address of memory location to be read during erase verify
- RA Address of memory location to be read
- PA Address of memory location to be programmed. Address is latched on the falling edge of  $\bar{W}$ .
- RD Data read from location RA during the read operation
- EVD Data read from location EA during erase verify
- PD Data to be programmed at location PA. Data is latched on the rising edge of  $\bar{W}$ .
- PVD Data read from location PA during program verify

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

## command definitions

### read command

Memory contents can be accessed while  $V_{PP}$  is high or low. When  $V_{PP}$  is high, writing 0000h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 0000h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 0090h into the command register. The manufacturer equivalent code (0097h) is identified by the value read from address location 0000h, and the device equivalent code (00E5h) is identified by the value read from address location 0001h.

### set-up-program/program commands

The programming algorithm initiates with  $\bar{E} = V_{IL}$ ,  $\bar{W} = V_{IL}$ ,  $\bar{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5\text{ V}$ . To enter the programming mode, write the set-up-program command, 0040h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\bar{W}$ , and data is latched internally on the rising edge of  $\bar{W}$ . The programming operation begins on the rising edge of  $\bar{W}$  and ends on the rising edge of the next  $\bar{W}$  pulse. The programming operation requires 10  $\mu\text{s}$  for completion before the program-verify command, 00C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program-verify, read, or reset command is received.

### program-verify command

The TMS28F210 can be programmed sequentially or randomly because it is programmed one word at a time. Each word must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed word. To invoke the program-verify operation, 00C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\bar{W}$ .

While verifying a word, the TMS28F210 applies an internal margin voltage to the designated word. If the true data and programmed data match, programming continues to the next designated word location; otherwise, the word must be reprogrammed. Figure 1 shows how commands and bus operations are combined for word programming.

### set-up-erase/erase commands

The erase algorithm initiates with  $\bar{E} = V_{IL}$ ,  $\bar{W} = V_{IL}$ ,  $\bar{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5\text{ V}$ . To enter the erase mode, write the set-up-erase command, 0020h, into the command register. After the TMS28F210 is in the erase mode, writing a second erase command, 0020h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\bar{W}$  and ends on the rising edge of the next  $\bar{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, 00A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase-verify, read, or reset command is received.

### erase-verify command

All words must be verified following an erase operation. After the erase operation is complete, an erased word can be verified by writing the erase-verify command, 00A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\bar{W}$ . The address of the word to be verified is latched on the falling edge of  $\bar{W}$ . The erase-verify operation remains enabled until a valid command is written to the command register.

PRODUCT PREVIEW



# TMS28F210 1 048 576-BIT FLASH MEMORY

SMJS210B - DECEMBER 1992 - REVISED JUNE 1995

## erase-verify command (continued)

To determine whether or not all the words have been erased, the TMS28F210 applies a margin voltage to each word. If FFFFh is read from the word, all bits in the designated word have been erased. The erase-verify operation continues until all of the words have been verified. If FFFFh is not read from a word, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F210.

## reset command

To reset the TMS28F210 after set-up-erase command or set-up-program command operations without changing the contents in memory, write 00FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

## Fastwrite algorithm

The TMS28F210 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

## Fasterase algorithm

The TMS28F210 is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

## parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash EEPROM can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the  $\bar{E}$  pin high, writing the read command (0000h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.

PRODUCT PREVIEW




7-54

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085548 977





Bus Operation	Command	Comments
Initialize Address		
Standby		Wait for Vpp to ramp to VppH (see Note A) Initialize pulse count
Write	Set-Up-Program	Data = 0040h
Write	Write Data	Valid address / data
Standby		Wait = 10 µs
Write	Program-Verify	Data = 00C0h; ends program operation
Standby		Wait = 6 µs
Read		Read word to verify programming; compare output to expected output
Write	Read	Data = 0000h; resets register for read operations
Standby		Wait for Vpp to ramp to VpPL (see Note B)

PRODUCT PREVIEW

- NOTES: A. Refer to the recommended operating conditions for the value of VppH.  
B. Refer to the recommended operating conditions for the value of VpPL.


Figure 1. Programming Flowchart: Fastwrite Algorithm



# TMS28F210 1048576-BIT FLASH MEMORY

SMJS210B – DECEMBER 1992 – REVISED JUNE 1995

PRODUCT PREVIEW



Bus Operation	Command	Comments
		Entire memory must = 0000h before erasure Use Fastwrite programming algorithm
		Initialize addresses
Standby		Wait for Vpp to ramp to VppH (see Note A)
		Initialize pulse count
Write	Set-Up-Erase	Data = 0020h
Write	Erase	Data = 0020h
Standby		Wait = 10 ms
Write	Erase Verify	Addr = Word to verify; data = 00A0h; ends the erase operation
Standby		Wait = 6 μs
Read		Read word to verify erasure; compare output to FFFFh
Write	Read	Data = 0000h; resets register for read operations
Standby		Wait for Vpp to ramp to VpPL (see Note B)

NOTES: A. Refer to the recommended operating conditions for the value of VppH.  
B. Refer to the recommended operating conditions for the value of VpPL.


Figure 2. Flash-Erase Flowchart: Fasterase Algorithm



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-56

8961725 0085550 525



† n = number of devices being erased

Figure 3. Parallel-Erase Flow Diagram

PRODUCT PREVIEW



# TMS28F210 1048576-BIT FLASH MEMORY

SMJS210B – DECEMBER 1992 – REVISED JUNE 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ (see Note 1)	–0.6 V to 7 V
Programming supply voltage range, $V_{pp}$	–0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	–0.6 V to $V_{CC} + 1$ V
A9	–0.6 V to 13.5 V
Output voltage range (see Note 3)	–0.6 V to $V_{CC} + 1$ V
Operating free-air temperature range during read/erase/program, $T_A$	
NL, FNL	0°C to 70°C
NE, FNE	–40°C to 85°C
NQ, FNQ	–40°C to 125°C
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to  $V_{SS}$ .  
 2. The voltage on any input can undershoot to –2 V for periods less than 20 ns.  
 3. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

## recommended operating conditions

		MIN	TYP	MAX	UNIT
$V_{CC}$	Supply voltage	During write/read/flash erase			V
		4.5	5	5.5	
$V_{pp}$	Programming supply voltage	During read only ( $V_{PPL}$ )			V
		0		$V_{CC} + 2$	
$V_{ID}$	Voltage level on A9 for algorithm-selection mode	During write/read/flash erase ( $V_{PPH}$ )			V
		11.4	12	12.6	
$V_{IH}$	High-level dc input voltage	11.5			V
$V_{IL}$	Low-level dc input voltage	TTL	2		V
		CMOS	$V_{CC} - 0.5$		
$T_A$	Operating free-air temperature	TTL	$V_{CC} + 0.5$		°C
		CMOS	$V_{CC} + 0.5$		
$T_A$	Operating free-air temperature	NL, FNL suffix	0		°C
		NE, FNE suffix	–40		
		NQ, FNQ suffix	–40		

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-58

8961725 0085552 3T8

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	TTL	I <sub>OH</sub> = -2.5 mA		2.4
		CMOS	I <sub>OH</sub> = -100 μA		V <sub>CC</sub> - 0.4
V <sub>OL</sub>	Low-level output voltage	TTL	I <sub>OL</sub> = 5.8 mA		0.45
		CMOS	I <sub>OL</sub> = 100 μA		0.1
I <sub>I</sub>	Input current (leakage)	All except A9	V <sub>I</sub> = 0 V to 5.5 V		±1
		A9	V <sub>I</sub> = 0 V to 13 V		±200
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub>		±10	μA
I <sub>ID</sub>	A9 algorithm-selection-mode current	A9 = V <sub>ID</sub> max		TBD	mA
I <sub>PP1</sub>	V <sub>PP</sub> supply current (read/standby)	V <sub>PP</sub> = V <sub>PPH</sub> , Read mode			200
		V <sub>PP</sub> = V <sub>PPL</sub>			±10
I <sub>PP2</sub>	V <sub>PP</sub> supply current (during program pulse) (see Note 4)	V <sub>PP</sub> = V <sub>PPH</sub>		50	mA
I <sub>PP3</sub>	V <sub>PP</sub> supply current (during flash erase) (see Note 4)	V <sub>PP</sub> = V <sub>PPH</sub>		50	mA
I <sub>PP4</sub>	V <sub>PP</sub> supply current (during program/erase verify) (see Note 4)	V <sub>PP</sub> = V <sub>PPH</sub>		5.0	mA
I <sub>CCS</sub>	V <sub>CC</sub> supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IH}$		1
		CMOS-input level	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{CC}$		100
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active read)	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IL}$ , f = 6 MHz, Outputs open		50	mA
I <sub>CC2</sub>	V <sub>CC</sub> average supply current (active write) (see Note 4)	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IL}$ , Programming in progress		10	mA
I <sub>CC3</sub>	V <sub>CC</sub> average supply current (flash erase) (see Note 4)	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IL}$ , Erasure in progress		15	mA
I <sub>CC4</sub>	V <sub>CC</sub> average supply current (program/erase verify) (see Note 4)	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IL}$ , V <sub>PP</sub> = V <sub>PPH</sub> , Program/erase verify in progress		15	mA

NOTE 4: Not 100% tested; characterization data available

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz†

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
C <sub>I</sub>	V <sub>I</sub> = 0 V, f = 1 MHz		6	pF
C <sub>O</sub>	V <sub>O</sub> = 0 V, f = 1 MHz		12	pF

† Capacitance measurements are made on sample basis only.

PRODUCT PREVIEW



**TMS28F210**  
**1048576-BIT FLASH MEMORY**

SMJS210B – DECEMBER 1992 – REVISED JUNE 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	TEST CONDITIONS	ALTERNATE SYMBOL	'28F210-10		'28F210-12		'28F210-15		'28F210-17		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address	$C_L = 100$ pF, 1 Series 74 TTL load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns	$t_{AVQV}$		100		120		150		170	ns
$t_{a(E)}$ Access time from $\bar{E}$		$t_{ELQV}$		100		120		150		170	ns
$t_{a(G)}$ Access time from $\bar{G}$		$t_{GLQV}$		45		50		55		60	ns
$t_{c(R)}$ Cycle time, read		$t_{AVAV}$	100		120		150		170		ns
$t_{d(E)}$ Delay time, chip enable low to low-Z output		$t_{ELQX}$	0		0		0		0		ns
$t_{d(G)}$ Delay time, $\bar{G}$ low to low-Z output		$t_{GLQX}$	0		0		0		0		ns
$t_{dis(E)}$ Chip disable to Hi-Z output		$t_{EHQZ}$	0	55	0	55	0	55	0	55	ns
$t_{dis(G)}$ Hold time, output enable to Hi-Z output		$t_{GHQZ}$	0	30	0	30	0	35	0	35	ns
$t_{h(D)}$ Hold time, data valid from address, $\bar{E}$ , or $\bar{G}$ †		$t_{AXQX}$	0		0		0		0		ns
$t_{rec(W)}$ Write recovery time before read		$t_{WHGL}$	6		6		6		6		$\mu$ s

† Whichever occurs first

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-60

■ 8961725 0085554 170 ■

timing requirements—write/erase/program operations

	ALTERNATE SYMBOL	'28F210-10			'28F210-12			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$t_c(W)$ Cycle time, write using $\bar{W}$	$t_{AVAV}$	100			120			ns
$t_c(W)PR$ Cycle time, programming operation	$t_{WHWH1}$	10			10			$\mu s$
$t_c(W)ER$ Cycle time, erase operation	$t_{WHWH2}$	9.5	10		9.5	10		ms
$t_h(A)$ Hold time, address	$t_{WLAX}$	55			60			ns
$t_h(E)$ Hold time, $\bar{E}$	$t_{WHEH}$	0			0			ns
$t_h(WHD)$ Hold time, data valid after $\bar{W}$ high	$t_{WHDX}$	10			10			ns
$t_{su}(A)$ Setup time, address	$t_{AVWL}$	0			0			ns
$t_{su}(D)$ Setup time, data	$t_{DVWH}$	50			50			ns
$t_{su}(E)$ Setup time, $\bar{E}$ before $\bar{W}$	$t_{ELWL}$	20			20			ns
$t_{su}(EHVPP)$ Setup time, $\bar{E}$ high to $V_{pp}$ ramp	$t_{EHVP}$	100			100			ns
$t_{su}(VPPEL)$ Setup time, $V_{pp}$ to $\bar{E}$ low	$t_{VPEL}$	1			1			$\mu s$
$t_{rec}(W)$ Recovery time, $\bar{W}$ before read	$t_{WHGL}$	6			6			$\mu s$
$t_{rec}(R)$ Recovery time, read before $\bar{W}$	$t_{GHWL}$	0			0			$\mu s$
$t_w(W)$ Pulse duration, $\bar{W}$ (see Note 5)	$t_{WLWH}$	60			60			ns
$t_w(WH)$ Pulse duration, $\bar{W}$ high	$t_{WHWL}$	20			20			ns
$t_r(VPP)$ Rise time, $V_{pp}$	$t_{VPPR}$	1			1			$\mu s$
$t_f(VPP)$ Fall time, $V_{pp}$	$t_{VPPF}$	1			1			$\mu s$

	ALTERNATE SYMBOL	'28F210-15			'28F210-17			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$t_c(W)$ Cycle time, write using $\bar{W}$	$t_{AVAV}$	150			170			ns
$t_c(W)PR$ Cycle time, programming operation	$t_{WHWH1}$	10			10			$\mu s$
$t_c(W)ER$ Cycle time, erase operation	$t_{WHWH2}$	9.5	10		9.5	10		ms
$t_h(A)$ Hold time, address	$t_{WLAX}$	60			70			ns
$t_h(E)$ Hold time, $\bar{E}$	$t_{WHEH}$	0			0			ns
$t_h(WHD)$ Hold time, data valid after $\bar{W}$ high	$t_{WHDX}$	10			10			ns
$t_{su}(A)$ Setup time, address	$t_{AVWL}$	0			0			ns
$t_{su}(D)$ Setup time, data	$t_{DVWH}$	50			50			ns
$t_{su}(E)$ Setup time, $\bar{E}$ before $\bar{W}$	$t_{ELWL}$	20			20			ns
$t_{su}(EHVPP)$ Setup time, $\bar{E}$ high to $V_{pp}$ ramp	$t_{EHVP}$	100			100			ns
$t_{su}(VPPEL)$ Setup time, $V_{pp}$ to $\bar{E}$ low	$t_{VPEL}$	1			1			$\mu s$
$t_{rec}(W)$ Recovery time, $\bar{W}$ before read	$t_{WHGL}$	6			6			$\mu s$
$t_{rec}(R)$ Recovery time, read before $\bar{W}$	$t_{GHWL}$	0			0			$\mu s$
$t_w(W)$ Pulse duration, $\bar{W}$ (see Note 5)	$t_{WLWH}$	60			60			ns
$t_w(WH)$ Pulse duration, $\bar{W}$ high	$t_{WHWL}$	20			20			ns
$t_r(VPP)$ Rise time, $V_{pp}$	$t_{VPPR}$	1			1			$\mu s$
$t_f(VPP)$ Fall time, $V_{pp}$	$t_{VPPF}$	1			1			$\mu s$

NOTE 5: Rise/fall time  $\leq 10$  ns.

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 008555 007

# TMS28F210


## 1048576-BIT FLASH MEMORY

SMJS210B – DECEMBER 1992 – REVISED JUNE 1995

### timing requirements—alternative $\bar{E}$ -controlled writes


	ALTERNATE SYMBOL	'28F210-10		'28F210-12		'28F210-15		'28F210-17		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(W)}$	Cycle time, write using $\bar{E}$	$t_{AVAV}$	100	120	150	170				ns
$t_{c(E)PR}$	Cycle time, programming operation	$t_{EHEH}$	10	10	10	10				$\mu$ s
$t_h(EA)$	Hold time, address	$t_{ELAX}$	75	80	80	90				ns
$t_h(ED)$	Hold time, data	$t_{EHDX}$	10	10	10	10				ns
$t_h(W)$	Hold time, $\bar{W}$	$t_{EHWH}$	0	0	0	0				ns
$t_{su(A)}$	Setup time, address	$t_{AVEL}$	0	0	0	0				ns
$t_{su(D)}$	Setup time, data	$t_{DVEH}$	50	50	50	50				ns
$t_{su(W)}$	Setup time, $\bar{W}$ before $\bar{E}$	$t_{WLEL}$	0	0	0	0				ns
$t_{su(VPEL)}$	Setup time, $V_{pp}$ to $\bar{E}$ low	$t_{VPEL}$	1	1	1	1				$\mu$ s
$t_{rec(E)R}$	Recovery time, write using $\bar{E}$ before read	$t_{EHGL}$	6	6	6	6				$\mu$ s
$t_{rec(E)W}$	Recovery time, read before write using $\bar{E}$	$t_{GHLE}$	0	0	0	0				$\mu$ s
$t_w(E)$	Pulse duration, write using $\bar{E}$	$t_{ELEH}$	70	70	70	80				ns
$t_w(EH)$	Pulse duration, write, $\bar{E}$ high	$t_{EHLE}$	20	20	20	20				ns

### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

NOTE A:  $C_L$  includes probe and fixture capacitance.



VOLTAGE WAVEFORMS

Figure 4. Load Circuit and Voltage Waveforms

AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  as close as possible to the device pins.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-62

8961725 0085556 T43

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION




Figure 5. Read-Cycle Timing

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




Figure 6. Write-Cycle Timing

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




Figure 8. Flash-Erase-Cycle Timing

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443