- Organization . . . 64K × 16 Flash Memory
- Pin Compatible With Existing 1-Megabit EPROMs
- All Inputs/Outputs TTL Compatible
- V<sub>CC</sub> Tolerance ±10%

'28F210-17

- Maximum Access/Minimum Cycle Time
   '28F210-10 100 ns
   '28F210-12 120 ns
   '28F210-15 150 ns
- Industry-Standard Programming Algorithm

170 ns

- PEP4 Version Available With 168-Hour Burn-in and Choice of Operating Temperature Ranges
- Chip Erase Before Reprogramming
- 10000 and 1000 Program/Erase Cycles
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - -Active Write . . . 55 mW
  - -Active Read . . . 165 mW
  - -Electrical Erase . . . 82.5 mW
  - -Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
   40°C to 125°C

#### description

The TMS28F210 is a 1048576-bit, programmable read-only memory that can be electrically bulk erased and reprogrammed. It is available in 10000 and 1000 program/erase endurance cycle versions.


The TMS28F210 flash memory is offered in a dual-in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2 mm (600-mil) center and a 44-lead plastic leaded-chip carrier package using 1,25 mm (50-mil) lead spacing (FN suffix).

The TMS28F210 is characterized for operation in temperature ranges of 0°C to 70°C (NL and FNL suffixes), -40°C to 85°C (NE and FNE suffixes), and -40°C to 125°C (NQ and FNQ suffixes). All packages are offered with 168-hour burn-in (4 suffix).

#### N PACKAGE (TOP VIEW)

	~ ()	- н	
V <sub>PP</sub> ]	1		Vcc
Ē[]	2	39	W
DQ15	3	38	NC
DQ14[]	4	37	A15
DQ13	5	36	A14
DQ12	6	35	A13
DQ11	7	34	A12
DQ10	8	33	A11
DQ9	9	32	A10
DQ8	10	31	A9
vss [	11	30	ີ ∨ຣຣ
DQ7	12	29	A8
DQ6[	13	28	A7
DQ5	14	27	A6
DQ4	15	26	A5
DQ3	16	25	A4
DQ2	17	24	[] A3
DQ1	•	23	6 A2
DQO		22	Ē Α1
Ğ		21	E
- 1	<u> </u>		<u>r</u>

#### FN PACKAGE (TOP VIEW)



Pil	NOMENCLATURE
A0-A15 DQ0-DQ15 E G NC VCC VSS VPP W	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable No Internal Connection 5-V Power Supply Ground 12-V Power Supply Program

<sup>†</sup> Only in program mode

Copyright © 1995, Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



7-47


8961725 0085541 512

TMS28F210

7-48

8961725 0085542 459


# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.

TEXAS INSTRUMENTS

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443





8961725 0085544 221 🖿

Table	1.	Operation	Modes
-------	----	-----------	-------

						FUNCT	ON <sup>†</sup>		
		<b> </b>	V <sub>PP</sub> ‡	Ē	G	A0	A9	W	DQ0-DQ15
	MODE	N PACKAGE	1 1	2	20	21	31	39	3-10, 12-19
		FN PACKAGE	2	3	22	24	35	43	21-14, 11-4
	15	FILTAGIOLOGI	VPPL	VIL	VIL	X	X	ViH	Data Out
	Read Output Disable		VPPL	VIL	VIH	×	×	VIH	Hi-Z
L			VPPL		- X	X	X	X	Hi-Z
Read	Standby and Writ	Standby and Write Inhibit		VIH	<del>  ^-</del>	VIL	<del>  ^</del> -		Mfr Equivalent Code 0097h
	Algorithm-Selecti	on Mode	VPPL	V₁∟	VIL	VIH	VID	∨н	Device Equivalent Code 00E5
			VPPH	VIL	VIL	X	×	VIH	Data Out
	Read			VIL	VIH	×	X	ViH	Hi-Z
Write	Output Disable		VPPH				X	<del>  x</del>	Hi-Z
	Standby and Wri	te Inhibit	VPPH	V <sub>IH</sub>	×	×		<del></del>	
	Write		VPPH	VIL	VIH	X	X	VIL	Data In

#### operation

#### read/output disable

When the outputs of two or more TMS28F210s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F210, a low-level signal is applied to the E and G pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

## standby and write inhibit

Active I<sub>CC</sub> current can be reduced from 50 mA to 1 mA by applying a high TTL level on <del>E</del> or to 100 μA with a high CMOS level on E. In this mode, all outputs are in the high-impedance state. The TMS28F210 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

#### algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to V<sub>ID</sub>. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 0097h, and A0 high selects the device-equivalent code 00E5h, as shown in the algorithm-selection mode table below:

PINS <sup>§</sup>										
IDENTIFIER1	AO	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
		1	1	0	1	0	1	1	1	0097
Manufacturer-Equivalent Code		-	<del>  '</del> -	<del>                                     </del>	<u> </u>	1	1	0	1	00E5
Device-Equivalent Code	ViH	1	1_1				<u> </u>			

<sup>\$</sup> D8-D15 are not shown in the table because the upper 8 data bits read 0.

#### programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

<sup>‡</sup> VPPL ≤ VCC + 2 V; VPPH is the programming voltage specified for the device. For more details, see the recommended operating conditions.

<sup>¶</sup> E = G = A1-A8 = A10-A15 = VIL, A9 = VID, VPP = VPPL

#### command register

The command register controls the program and erase functions of the TMS28F210. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When Vpp is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation.

## power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  require it to have a bypass capacitor as well. Printed circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions** 

COMMAND	REQUIRED BUS	FIRS	ST BUS CYCLE	SECOND BUS CYCLE				
	CYCLES	OPERATION	ADDRESS	DATA	OPERATION†	ADDRESS	DATA	
Read	1	Write	Х	0000h	Read	RA	RD	
Algorithm-Selection Mode	3	Write	х	0090h	Read	0000	0097h	
Set-Up-Erase/Erase	2	Write	X	0020h	18/	0001	00E5h	
Erase Verify	2	Write			Write	×	20h	
Set-Up-Program/Program	<del></del>		EA	00A0h	Read	X	EVD	
	2	Write	X	0040h	Write	PA	PD	
Program Verify	2	Write	X	00C0h	Read	X		
Reset Modes of operation are defined in	2	Write	×	00FFh	Write	- ^	PVD 00FFh	

Modes of operation are defined in Table 1.
 Legend;

EA Address of memory location to be read during erase verify

RA Address of memory location to be read during erase verify

PA Address of memory location to be programmed. Address is latched on the falling edge of W.

RD Data read from location RA during the read operation EVD Data read from location EA during erase verify

PD Data to be programmed at location PA. Data is latched on the rising edge of W.

PVD Data read from location PA during program verify

TEXAS INSTRUMENTS

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

7-52

8961725 0085546 0T4 **■** 

#### command definitions

#### read command

Memory contents can be accessed while Vpp is high or low. When Vpp is high, writing 0000h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 0000h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

## algorithm-selection-mode command

The algorithm-selection mode is activated by writing 0090h into the command register. The manufacturer equivalent code (0097h) is identified by the value read from address location 0000h, and the device equivalent code (00E5h) is identified by the value read from address location 0001h.

# set-up-program/program commands

The programming algorithm initiates with  $\overline{E}=V_{IL}$ ,  $\overline{W}=V_{IL}$ ,  $\overline{G}=V_{IH}$ ,  $V_{PP}=V_{PPH}$ , and  $V_{CC}=5$  V. To enter the programming mode, write the set-up-program command, 0040h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu s$  for completion before the program-verify command, 00C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a valid program-verify, read, or reset command is received.

#### program-verify command

The TMS28F210 can be programmed sequentially or randomly because it is programmed one word at a time. Each word must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed word. To invoke the program-verify operation, 00C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a word, the TMS28F210 applies an internal margin voltage to the designated word. If the true data and programmed data match, programming continues to the next designated word location; otherwise, the word must be reprogrammed. Figure 1 shows how commands and bus operations are combined for word programming.

# set-up-erase/erase commands

The erase algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 0020h, into the command register. After the TMS28F210 is in the erase mode, writing a second erase command, 0020h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, 00A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a valid erase-verify, read, or reset command is received.

#### erase-verify command

All words must be verified following an erase operation. After the erase operation is complete, an erased word can be verified by writing the erase-verify command, 00A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the word to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a valid command is written to the command register.



# erase-verify command (continued)

To determine whether or not all the words have been erased, the TMS28F210 applies a margin voltage to each word. If FFFFh is read from the word, all bits in the designated word have been erased. The erase-verify operation continues until all of the words have been verified. If FFFFh is not read from a word, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F210.

#### reset command

To reset the TMS28F210 after set-up-erase command or set-up-program command operations without changing the contents in memory, write 00FFh into the command register two consecutive times. After executing the reset command, a valid command must be written into the command register to change to a new state.

## Fastwrite algorithm

The TMS28F210 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 1. This algorithm programs in a nominal time of two seconds.

# Fasterase algorithm

The TMS28F210 is erased using the Texas Instruments Fasterase algorithm shown in Figure 2. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

#### parailei erasure


To reduce total erase time, several devices can be erased in parallel. Since each Flash EEPROM can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the  $\overline{E}$  pin high, writing the read command (0000h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.

TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-54

8961725 0085548 977




NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VppL.

Figure 1. Programming Flowchart: Fastwrite Algorithm



PRODUCT PREVIEW



NOTES: A. Refer to the recommended operating conditions for the value of VppH.

B. Refer to the recommended operating conditions for the value of VppL.

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm

TEXAS
INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085550 525




Figure 3. Parallel-Erase Flow Diagram



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

abso	olute maximum ratings over operating free-air temperature range (unle	se othonyloo noted\t
	Supply voltage range, V <sub>CC</sub> (see Note 1)	22 Offiel MISA HOTEO)
i	Programming supply voltage range Van	· · · · · · · · · −0.6 V to 7 V
ı	Programming supply voltage range, Vpp	· · · · · · · · −0.6 V to 14 V
•	Input voltage range (see Note 2): All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
	∩3	001/1 10-11
	Output voitage range (See Note 3)	0.6 V to Voc + 1 V
,	operating model temperature range during read/erase/program, T <sub>A</sub>	
	NL, FNL	0°C to 70°C
	NE, FNE	4000 + 0500
	NO. ENO	
S	Storage temperature range, Teta	
		00004-4500

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not Implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to VSS.

# recommended operating conditions

		T		MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flast	h erase	4.5	5	5.5	V
Vpp	Programming supply voltage	During read only (Vpp	L)	0		V <sub>CC+2</sub>	V
		During write/read/flash	n erase (VppH)	11.4	12	12.6	V
VID	Voltage level on A9 for algorith	tage level on A9 for algorithm-selection mode				13	V
VIH	'IH High-level dc input voltage		TTL	11.5		V <sub>CC</sub> +0.5	
			CMOS	V <sub>CC</sub> - 0.5		٧	
VIL	Low-level dc input voltage		TTL	-0.5		V <sub>CC</sub> +0.5	
			CMOS	GND - 0.2			٧
-			NL, FNL suffix	0		70	
TA	TA Operating free-air temperature	g free-air temperature  NE, FNE suffix  NQ, FNQ suffix		- 40	85 125		°C
				- 40			_



8961725 0085552 378 |

<sup>2.</sup> The voltage on any input can undershoot to -2 V for periods less than 20 ns.

<sup>3.</sup> The voltage on any output can overshoot to 7 V for periods less than 20 ns.

# PRODUCT PREVIEW

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	DITIONS	MIN	MAX	UNIT
	, 74 0-1112	TTL	l <sub>OH</sub> = − 2.5 mA		2.4		v
∕он	High-level output voltage	CMOS	l <sub>OH</sub> = - 100 μA		V <sub>CC</sub> - 0.4		
		TTL	I <sub>OL</sub> = 5.8 mA			0.45	V
VoL	Low-level output voltage	CMOS	IOL = 100 μA			0.1	
		All except A9	V <sub>I</sub> = 0 V to 5.5 V			μА	
lj	Input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V			± 200	
10	Output current (leakage)		Vo = 0 V to Vcc			±10	μΑ
I <sub>ID</sub>	A9 algorithm-selection-mode current		A9 = V <sub>ID</sub> max		TBD	mA	
עויי			Vpp = VppH,	Read mode		200	μΑ
IPP1	Vpp supply current (read/standby)		Vpp = VppL			±10	μΑ
IPP2	Vpp supply current (during program pu	ilse) (see Note 4)	VPP = VPPH			50	mA
IPP3	Vpp supply current (during flash erase)	V <sub>PP</sub> = V <sub>PPH</sub>			50	mA	
lpp4	Vpp supply current (during program/er (see Note 4)		Vpp = VppH			5.0	mA
	(SOO HOLD I)	TTL-input level	V <sub>CC</sub> = 5.5 V,	Ē = VIH		1	mA
Iccs	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	E = VCC		100	μА
ICC1	VCC supply current (active read)		V <sub>CC</sub> = 5.5 V, f = 6 MHz,	Ē = V <sub>IL</sub> , Outputs open		50	mA
lCC2	VCC average supply current (active w	rite) (see Note 4)	V <sub>CC</sub> = 5.5 V, Programming in p		10	mA	
ICC3	V <sub>CC</sub> average supply current (flash era	V <sub>CC</sub> = 5.5 V, Erasure in progre		15	mA		
ICC4	V <sub>CC</sub> average supply current (program (see Note 4)	/erase verify)	V <sub>CC</sub> = 5.5 V, V <sub>PP</sub> = V <sub>PPH</sub> , Program /erase v	$E = V_{ L }$ , verify in progress		15	m/

NOTE 4: Not 100% tested; characterization data available

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}^\dagger$

TEST CONDITIONS	MIN	MAX	UNIT
V <sub>i</sub> = 0 V, f = 1 MHz		6	pF
VO = 0 V, f = 1 MHz		12	pF
	V <sub>i</sub> = 0 V <sub>i</sub> f = 1 MHz	V <sub>1</sub> = 0 V, f = 1 MHz	V <sub>1</sub> = 0 V, f = 1 MHz 6

<sup>†</sup> Capacitance measurements are made on sample basis only.



# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

l		TEST	ALTERNATE	'28F21	0-10	'28F21	0-12	'28F21	0-15	'28F21	0-17	T
<u> </u>		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address		†AVQV		100		120		150		170	ns
ta(E)	Access time from E		†ELQV		100		120	<u> </u>	150		170	ns
t <sub>a(G)</sub>	Access time from G	]	tGLQV		45		50		55		60	ns
<sup>t</sup> c(R)	Cycle time, read		tavav	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, chip enable low to low-Z output	C <sub>L</sub> = 100 pF,	t <sub>ELQX</sub>	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G low to low-Z output	1 Series 74 TTL load, input t <sub>r</sub> ≤ 20 ns,	<sup>t</sup> GLQX	o		0		0		0		ns
<sup>t</sup> dis(E)	Chip disable to Hi-Z output	Input t <sub>f</sub> ≤ 20 ns	<sup>t</sup> EHQZ	0	55	0	55	0	55	0	55	ns
<sup>t</sup> dis(G)	Hold time, output enable to Hi-Z output		<sup>t</sup> GHQZ	0	30	0	30	0	35	0	35	ns
<sup>t</sup> h(D)	Hold time, data valid from address, E, or G†		<sup>t</sup> AXQX	0		0		0		0		ns
l <sub>rec(W)</sub>	Write recovery time before read		<sup>t</sup> WHGL	6		6		6		6		μs

† Whichever occurs first



7-60

POST OFFICE BOX 1443 PHOUSTON, TEXAS 77251-1443

8961725 0085554 170 🖿

# timing requirements—write/erase/program operations

		ALTERNATE	'2	8F210-1	0	'2	'28F210-12		UNIT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t <sub>c</sub> (W)	Cycle time, write using W	† <sub>AVAV</sub>	100			120			ns
tc(W)PR	Cycle time, programming operation	twhwh1	10			10			με
tc(W)ER	Cycle time, erase operation	twhwh2	9.5	10		9.5	10		ms
th(A)	Hold time, address	₩LAX	55			60			ns
th(E)	Hold time, E	twheh	0			0			ns
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns
t <sub>su(A)</sub>	Setup time, address	†AVWL	0			0			ns
t <sub>su(D)</sub>	Setup time, data	t <sub>D</sub> VWH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20			ns
t <sub>su(EHVPP)</sub>	Setup time, E high to Vpp ramp	t <sub>EHVP</sub>	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	t∨PEL	1			1			με
trec(W)	Recovery time, W before read	twhgt.	6			6			μs
trec(R)	Recovery time, read before W	tGHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	tw.LwH	60			60			ns
tw(WH)	Pulse duration, W high	twhwL	20			20			ns
	Rise time, Vpp	typpr	1			1			μ8
t <sub>r(VPP)</sub> t <sub>f(VPP)</sub>	Fall time, Vpp	typpF	1			1			μs

		ALTERNATE	'28F210-15			'28F210-17			UNIT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	Civil
t <sub>c(W)</sub>	Cycle time, write using W	tavav	150			170			ns
t <sub>c(W)</sub> PR	Cycle time, programming operation	twhwH1	10			10			μs
tc(W)ER	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	60			70			ns
th(E)	Hold time, E	₹WHEH	0			0			ns
th(WHD)	Hold time, data valid after W high	₹WHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	†AVWL	0			0			ns
tsu(D)	Setup time, data	tD/WH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	tELWL	20			20			ns
t <sub>su(E)</sub>	Setup time, E high to Vpp ramp	t <sub>EHVP</sub>	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1			1			μs
trec(W)	Recovery time, W before read	†WHGL	6			6			μs
trec(R)	Recovery time, read before W	tGHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twLwH	60			60			ns
tw(VV)	Pulse duration, W high	twhwL	20			20			ns
tr(VPP)	Rise time, Vpp	typpr	1			1			μs
tf(VPP)	Fall time, Vpp	typpF	1			1			μs

NOTE 5: Rise/fall time ≤ 10 ns.




8961725 0085555 007

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

# timing requirements—alternative E-controlled writes

		ALTERNATE SYMBOL	'28F210-10		'28F210-12		'28F210-15		'28F210-17		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> c(W)	Cycle time, write using E	t <sub>AVAV</sub>	100		120		150		170		ns
tc(E)PR	Cycle time, programming operation	<sup>t</sup> EHEH	10		10		10		10		μs
<sup>t</sup> h(EA)	Hold time, address	†ELAX	75		80		80		90		ns
th(ED)	Hold time, data	tEHDX	10		10		10	-	10		ns
th(W)	Hold time, W	tEHWH	0		0		0		0		ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVEL</sub>	0		0		0		0		
t <sub>su(D)</sub>	Setup time, data	†DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	tWLEL	0		0				- 0		ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	¹∨PEL	1	$\neg \neg$	1	_	1		- +		ns
<sup>t</sup> rec(E)R	Recovery time, write using E before read	<sup>t</sup> EHGL	6		6		6		6		μ8 μs
<sup>t</sup> rec(E)W	Recovery time, read before write using $\overline{\mathbf{E}}$	<sup>t</sup> GHEL	0		0		0		0		μs
w(E)	Pulse duration, write using E	teleh .	70		70		70	$\overline{}$	80		ns
w(EH)	Pulse duration, write, E high	tehel.	20		20		20	-+	20		ns

# PARAMETER MEASUREMENT INFORMATION



**LOAD CIRCUIT** 

NOTE A: CL includes probe and fixture capacitance.




Figure 4. Load Circuit and Voltage Waveforms

AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at  $2\,V$  for logic high and  $0.8\,V$  for logic low on both inputs and outputs. Each device should have a 0.1- $\mu F$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  as close as possible to the device pins.



7-62

PRODUCT PREVIEW

8961725 0085556 T43 🖿




Figure 5. Read-Cycle Timing






Figure 6. Write-Cycle Timing



7-64

PRODUCT PREVIEW

| 8961725 0085558 816 🗖




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing






Figure 8. Flash-Erase-Cycle Timing



8961725 0085560 474