



# SRAM

# 1 MEG x 1 SRAM

### AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 5962-92316
- MIL-STD-883

### FEATURES

- High speed: 15, 20, 25, 35 and 45ns
- Battery Backup: 2V data retention
- Low power standby
- High-performance, low-power, CMOS double-metal process
- Single +5V ( $\pm 10\%$ ) power supply
- Easy memory expansion with  $\overline{CE}$  option
- All inputs and output are TTL compatible

### OPTIONS

- Timing
  - 15ns access (Contact factory)
  - 20ns access
  - 25ns access
  - 35ns access
  - 45ns access
  - 55ns access
  - 70ns access
- Packages
  - Ceramic DIP (400 mil)
  - Ceramic Flat Pack
  - Ceramic LCC
  - Ceramic SOJ
- 2V data retention, low power standby
- Radiation Tolerant(EPI)

### MARKING

-15	C No. 109
-20	F No. 303
-25	EC No. 207
-35	DCJ No. 501
-45	
-55*	
-70*	
	L
	E

\*Electrical characteristics identical to those provided for the 45ns access devices.


### GENERAL DESCRIPTION

The Austin Semiconductor SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Austin Semiconductor SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Austin Semiconductor offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z

### PIN ASSIGNMENT (Top View)


#### 28-Pin DIP 400 MIL



#### 32-Pin LCC 32-Pin SOJ



#### 32-Pin Flat Pack



for additional flexibility in system design. The x1 configuration features separate data input and output.


Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

The "L" version provides an approximate 50 percent reduction in CMOS standby current ( $I_{sbc2}$ ) over the standard version.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE	WE	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE



**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Input Relative to V<sub>ss</sub> ..... -5V to +7V  
 Voltage on V<sub>cc</sub> Supply Relative to V<sub>ss</sub> ..... -1V to +7V  
 Voltage Applied to Q ..... -5V to +6V  
 Storage Temperature ..... -65°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 20mA  
 Lead Temperature (soldering 10 seconds) ..... +260°C  
 Junction Temperature ..... +175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(-55°C ≤ T<sub>c</sub> ≤ 125°C; V<sub>cc</sub> = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>cc</sub> +0.5	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-35	-45		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/τ <sub>RC</sub> (MIN) Output Open	I <sub>cc</sub>	170	125	120	115	110	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/τ <sub>RC</sub> (MIN) Output Open	I <sub>SBT1</sub>	65	50	45	40	35	mA	
	$\overline{CE} \geq V_{IH}$ , All Other Inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>cc</sub> = MAX f = 0 Hz	I <sub>SBT2</sub>	25	25	25	25	25	mA	
	$\overline{CE} \geq V_{cc} - 0.2V; V_{cc} = \text{MAX}$ V <sub>IL</sub> ≤ V <sub>ss</sub> + 0.2V V <sub>IH</sub> ≥ V <sub>cc</sub> - 0.2V; f = 0 Hz	I <sub>sbc2</sub>	10	10	10	10	10	mA	
	"L" Version Only	I <sub>sbc2</sub>	5	5	5	5	5	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A3-A5, A15-A17)	T <sub>A</sub> = 25°C, f = 1MHz V <sub>cc</sub> = 5V	C <sub>i</sub>		10	pF	4
Output Capacitance (Q)		C <sub>o</sub>		8	pF	4
Input Capacitance (All Other Inputs)		C <sub>i</sub>		8	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Note 5)( $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ;  $V_{CC} = 5V \pm 10\%$ )

DESCRIPTION	SYM	-15		-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	$t_{RC}$	15		20		25		35		45		ns	
Address access time	$t_{AA}$		15		20		25		35		45	ns	
Chip Enable access time	$t_{ACE}$		15		20		25		35		45	ns	
Output hold from address change	$t_{OH}$	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	3		3		3		3		3		ns	4, 6, 7
Chip disable to output in High-Z	$t_{HZCE}$		6		8		10		15		15	ns	4, 6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		0		ns	4
Chip disable to power-down time	$t_{PD}$		15		20		25		35		45	ns	4
<b>WRITE Cycle</b>													
WRITE cycle time	$t_{WC}$	15		20		25		35		45		ns	
Chip Enable to end of write	$t_{CW}$	12		15		16		20		25		ns	
Address valid to end of write	$t_{AW}$	12		15		16		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	1		1		1		1		1		ns	
WRITE pulse width	$t_{WP}$	12		15		16		20		25		ns	
Data setup time	$t_{DS}$	7		8		10		13		15		ns	
Data hold time	$t_{DH}$	0		0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	3		3		3		3		3		ns	7
Write Enable to output in High-Z	$t_{HZWE}$	0	7	0	9	0	10	0	13	0	13	ns	4, 6, 7



AC TEST CONDITIONS

Input pulse levels .....	V <sub>ss</sub> to 3V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V<sub>ss</sub> (GND).
- 2V for pulse width < 20ns.
- I<sub>cc</sub> is dependent on output loading and cycle rates. The specified value applies with the output unloaded, and  $f = \frac{1}{t_{RC} \text{ (MIN)}}$  Hz.
- This parameter is guaranteed but not tested.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>LZCE, <sup>t</sup>LZWE, <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5 pF as in Fig. 2. Transition is measured ±200mV typical from steady state voltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. Chip enable is held in its active state.
- Address valid prior to or coincident with latest occurring chip enable.
- <sup>t</sup>RC = READ cycle time.
- Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I <sub>ccDR</sub>			V <sub>cc</sub> = 2V	1.0	mA
	V <sub>cc</sub> = 3V				2.0		
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

LOW V<sub>cc</sub> DATA RETENTION WAVEFORM






READ CYCLE NO. 1 8,9



READ CYCLE NO. 2 7, 8, 10




DON'T CARE  
 UNDEFINED


6



**WRITE CYCLE NO. 1<sup>12</sup>**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2<sup>7, 12</sup>**  
(Write Enable Controlled)





**ELECTRICAL TEST REQUIREMENTS**

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

\* PDA applies to subgroups 1 and 7.




\*\* Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.

8








PACKAGE No. 108  
28 CDIP (300 mils) D-15




PACKAGE No. 109  
28 CDIP (400 mils)






**PACKAGE No. 206**  
**32 CLCC**




**PACKAGE No. 207**  
**32 CLCC**






**PACKAGE No. 302**  
**28 FP F-12**




**PACKAGE No. 303**  
**32 FP**





PACKAGE NO. 500  
28 CSOJ



PACKAGE NO. 501  
32 CSOJ

