

# ISO-CMOS MT8809 8 x 8 Analog Switch Array Data Sheet

Features ISSUE 2 November 1988

- · Internal control latches and address decoder
- · Short setup and hold times
- Wide operating voltage: 4.5V to 13.2V
- · 12Vpp analog signal capability
- $R_{ON}$  65 $\Omega$  max. @  $V_{DD}$ =12V, 25°C
- $\Delta R_{ON} \le 10\Omega$  @  $V_{DD} = 12V$ , 25C
- · Full CMOS switch for low distortion
- · Minimum feedthrough and crosstalk
- Low power consumption ISO-CMOS technology
- Internal pull-up resistor for RESET pin

#### **Applications**

- · Key systems
- PBX systems
- Mobile radio
- Test equipment/instrumentation
- Analog/digital multiplexers
- Audio/Video switching

# Ordering Information

MT8809AE 28 Pin Plastic DIP MT8809AP 28 Pin PLCC

-40° to 85°C

#### Description

The Zarlink MT8809 is fabricated in Zarlink's ISO-CMOS technology providing low power dissipation and high reliability. The device contains a 8 x 8 array of crosspoint switches along with a 6 to 64 line decoder and latch circuits. Any one of the 64 switches can be addressed by selecting the appropriate six address bits. The selected switch can be turned on or off by applying a logical one or zero to the DATA input. Chip Select (CS) allows the crosspoint array to be cascaded for matrix expansion.




Figure 1 - Functional Block Diagram




Figure 2 - Pin Connections

### **Pin Description**

Pin#	Name	Description
1	AY2	AY2 Address Line (Input).
2	STROBE	STROBE (Input): enables function selected by address and data. Address must be stable before STROBE goes low and DATA must be stable on the rising edge of STROBE. Active Low.
3	CS	Chip Select (Input): this is used to select the device. Active Low.
4	DATA	<b>DATA (Input)</b> : a logic high input will turn on the selected switch and a logic low will turn off the selected switch. Active High.
5	V <sub>SS</sub>	Ground Reference.
6-9	X0, X2, X4, X6	X0, X2, X4 and X6 Analog (Inputs/Outputs): these are connected to the X0, X2, X4 and X6 rows of the switch array.
10	RESET	Master RESET (Input): this is used to turn off all switches regardless of the condition of $\overline{CS}$ . A 100kΩ internal pull-up resistor is also provided. This can be used in conjunction with a 0.1μF capacitor (connected to the RESET pin) to perform power-on reset of the device. Active Low.
11-18	Y7 - Y0	Y7 - Y0 Analog (Inputs/Outputs): these are connected to the Y0 - Y7 columns of the switch array.
19	$V_{DD}$	Positive Power Supply.
20-23	X7, X5, X3, X1	X7, X5, X3 and X1 Analog (Inputs/Outputs): these are connected to the X7, X5, X3 and X1 rows of the switch array.
24-26	AX0-AX2	AX0 - AX2 Address Lines (Inputs).
27, 28	AY0, AY1	AY0 and AY1 Address Lines (Inputs).

#### **Functional Description**

The MT8809 is an analog switch matrix with an array size of 8 x 8. The switch array is arranged such that there are 8 columns by 8 rows. The columns are referred to as the Y inputs/outputs and the rows are the X inputs/outputs. The crosspoint analog switch array will interconnect any X I/O with any Y I/O when turned on and provide a high degree of isolation when turned off. The control memory consists of a 64 bit write only RAM in which the bits are selected by the address inputs (AY0-AY2, AX0-AX2). Data is presented to the memory on the DATA input. Data is asynchronously written into memory whenever both the CS (Chip Select) and STROBE inputs are low and are latched on the rising edge of STROBE. A logical "1" written into a memory cell turns the corresponding crosspoint switch on and a logical "0" turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of X and Y inputs/outputs can be interconnected by establishing appropriate patterns in the control memory. A logical "0" on the RESET input will asynchronously return all memory locations to logical "0" turning off all crosspoint switches regardless of whether CS is high or low.

#### Address Decode

The six address inputs along with the STROBE and CS (Chip Select) are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be high and CS must go low while the address and data are set up. Then the STROBE input is set low and then high causing the data to be latched. The data can be changed while STROBE is low, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the rising edge of STROBE in order for correct data to be written to the latch.

### **Absolute Maximum Ratings\***- Voltages are with respect to V<sub>SS</sub> unless otherwise stated.

	Parameter	Symbol	Min	Max	Units
1	Supply Voltage	V <sub>DD</sub> V <sub>SS</sub>	-0.3 -0.3	15.0 V <sub>DD</sub> +0.3	V V
2	Analog Input Voltage	V <sub>INA</sub>	-0.3	V <sub>DD</sub> +0.3	V
3	Digital Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
4	Current on any I/O Pin	I		±15	mA
5	Storage Temperature	T <sub>S</sub>	-65	+150	°C
6	Package Power Dissipation PLASTIC DIP	$P_{D}$		0.6	W

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

### Recommended Operating Conditions - Voltages are with respect to V<sub>SS</sub> unless otherwise stated.

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Operating Temperature	T <sub>O</sub>	-40	25	85	°C	
2	Supply Voltage	$V_{DD}$	4.5		13.2	V	
3	Analog Input Voltage	V <sub>INA</sub>	V <sub>SS</sub>		$V_{DD}$	V	
4	Digital Input Voltage	V <sub>IN</sub>	V <sub>SS</sub>		$V_{DD}$	V	

### **DC Electrical Characteristics**<sup>†</sup>- Voltages are with respect to V<sub>SS</sub>=0V, V<sub>DD</sub> =12V unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Quiescent Supply Current	I <sub>DD</sub>		1	100	μΑ	All digital in <u>puts at V<sub>IN</sub>=V<sub>SS</sub></u> V <sub>DD</sub> except RESET = V <sub>DD</sub> .
				120	400	μΑ	All digital inputs at $V_{IN}$ = $V_{SS}$ or $V_{DD}$ except RESET = $V_{SS}$ .
				0.5	1.6	mA	All digital inputs at $V_{IN}$ =2.4V, $V_{DD}$ =5.0V
				5	15	mA	All digital inputs at V <sub>IN</sub> =3.4V
2	Off-state Leakage Current (See G.9 in Appendix)	l <sub>OFF</sub>		±1	±500	nA	$IV_{Xi}$ - $V_{Yj}I = V_{DD}$ - $V_{SS}$ See Appendix, Fig. A.1
3	Input Logic "0" level	V <sub>IL</sub>			0.8	V	
4	Input Logic "1" level	V <sub>IH</sub>	3.0			V	
6	Input Leakage (digital pins)	I <sub>LEAK</sub>		0.1	10	μΑ	All digital inputs at $V_{IN} = V_{SS}$ or $V_{DD}$ ; RESET = $V_{DD}$

## $\label{eq:DC_DC_DC} \textbf{DC} \ \textbf{Electrical Characteristics-Switch Resistance} \ \textbf{-} \ \textbf{V}_{DC} \ \text{is the external DC offset applied at the analog I/O pins.}$

	Characteristics	Sym	25	5°C	70	)°C	85	85°C		Test Conditions
			Тур	Max	Тур	Max	Тур	Max		
1	On-state $V_{DD}$ =12V Resistance $V_{DD}$ =10V $V_{DD}$ = 5V (See G.1, G.2, G.3 in Appendix)	R <sub>ON</sub>	45 55 120	65 75 185		75 85 215		80 90 225		$V_{SS}$ =0V, $V_{DC}$ = $V_{DD}$ /2, $IV_{Xi}$ - $V_{Yj}$ I = 0.4V See Appendix, Fig. A.2
2	Difference in on-state resistance between two switches (See G.4 in Appendix)	ΔR <sub>ON</sub>	5	10		10		10	Ω	$V_{DD}$ =12V, $V_{SS}$ =0, $V_{DC}$ = $V_{DD}$ /2, $IV_{Xi}$ - $V_{Yj}$ I = 0.4V See Appendix, Fig. A.2

DC Electrical Characteristics are over recommended temperature range.
 Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

#### $\textbf{AC Electrical Characteristics}^{\dagger} \textbf{- Crosspoint Performance}. \ V_{DC} \ \text{is the external DC offset at the analog I/O pins.}$ Voltages are with respect to $V_{DD}$ =5V, $V_{DC}$ =0V, $V_{SS}$ =-7V, unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Switch I/O Capacitance	C <sub>S</sub>		20		рF	f=1 MHz
2	Feedthrough Capacitance	C <sub>F</sub>		0.2		pF	f=1 MHz
3	Frequency Response Channel "ON" 20LOG(V <sub>OUT</sub> /V <sub>Xi</sub> )=-3dB	F <sub>3dB</sub>		45		MHz	Switch is "ON"; $V_{INA}$ = 2Vpp sinewave; $R_L$ = 1k $\Omega$ See Appendix, Fig. A.3
4	Total Harmonic Distortion (See G.5, G.6 in Appendix)	THD		0.01		%	Switch is "ON"; $V_{INA}$ = 2Vpp sinewave f= 1kHz; $R_L$ =1k $\Omega$
5	Feedthrough Channel "OFF" Feed.=20LOG (V <sub>OUT</sub> /V <sub>Xi</sub> ) (See G.8 in Appendix)	FDT		-95		dB	All Switches "OFF"; $V_{INA}$ = 2Vpp sinewave f= 1kHz; $R_L$ = 1k $\Omega$ . See Appendix, Fig. A.4
6	Crosstalk between any two channels for switches Xi-Yi and	X <sub>talk</sub>		-45		dB	$V_{INA}$ =2Vpp sinewave f= 10MHz; R <sub>L</sub> = 75 $\Omega$ .
	Xj-Yj.			-90		dB	$V_{INA}$ =2Vpp sinewave f= 10kHz; R <sub>L</sub> = 600Ω.
	Xtalk=20LOG (V <sub>Yj</sub> /V <sub>Xi</sub> ).  (See G.7 in Appendix).			-85		dB	$V_{INA}$ =2Vpp sinewave f= 10kHz; R <sub>L</sub> = 1k $\Omega$ .
	(COO C.1 III Appendix).			-80		dB	$V_{INA}$ =2Vpp sinewave f= 1kHz; R <sub>L</sub> = 10kΩ. Refer to Appendix, Fig. A.5 for test circuit.
7	Propagation delay through switch	t <sub>PS</sub>			30	ns	$R_L=1k\Omega$ ; $C_L=50pF$

#### $\textbf{AC Electrical Characteristics}^{\dagger} \textbf{- Control and I/O Timings-} \ v_{DC} \ \text{is the external DC offset applied at the analog}$ I/O pins. Voltages are with respect to $V_{DD}$ =5V, $V_{DC}$ =0V , $V_{SS}$ =-7V, unless otherwise stated.

	Characteristics	Sym	Min	Typ <sup>‡</sup>	Max	Units	Test Conditions
1	Control Input crosstalk to switch (for CS, DATA, STROBE, Address)	CX <sub>talk</sub>		30		mVpp	$V_{IN}$ =3V+ $V_{DC}$ squarewave; $R_{IN}$ =1k $\Omega$ , $R_{L}$ =1k $\Omega$ . See Appendix, Fig. A.6
2	Digital Input Capacitance	C <sub>DI</sub>		10		pF	f=1MHz
3	Switching Frequency	F <sub>O</sub>			20	MHz	
4	Setup Time DATA to STROBE	t <sub>DS</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF ①)$
5	Hold Time DATA to STROBE	t <sub>DH</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF$ )①
6	Setup Time Address to STROBE	t <sub>AS</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF$ )①
7	Hold Time Address to STROBE	t <sub>AH</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF$ )①
8	Setup Time CS to STROBE	t <sub>CSS</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF$ )①
9	Hold Time CS to STROBE	t <sub>CSH</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF$ ①)
10	STROBE Pulse Width	t <sub>SPW</sub>	20			ns	$R_L = 1k\Omega$ , $C_L = 50pF$ ①)
11	RESET Pulse Width	t <sub>RPW</sub>	40			ns	$R_L = 1k\Omega$ , $C_L = 50pF$ )①
12	STROBE to Switch Status Delay	t <sub>S</sub>		40	100	ns	$R_L = 1k\Omega$ , $C_L = 50pF$ )①
13	DATA to Switch Status Delay	t <sub>D</sub>		50	100	ns	$R_L = 1k\Omega$ , $C_L = 50pF$ )①
14	RESET to Switch Status Delay	t <sub>R</sub>		35	100	ns	$R_L = 1k\Omega$ , $C_L = 50pF$ ①)

<sup>†</sup> Timing is over recommended temperature range. Digital Input rise time (tr) and fall time (tf) = 5ns. See Fig. 3 for control and I/O timing details.

<sup>†</sup> Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.

‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5dB better.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing. ①Refer to Appendix, Fig. A.7 for test circuit.






Figure 3 - Control Memory Timing Diagram

<sup>\*</sup> See Appendix, Fig. A.7 for switching waveform

AY2	AY1	AY0	AX2	AX1	AX0	Connection	AY2	AY1	AY0	AX2	AX1	AX0	Connection
0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	X0 Y0 X1 Y0 X2 Y0 X3 Y0 X4 Y0 X5 Y0 X6 Y0 X7 Y0	1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	X0 Y4 X1 Y4 X2 Y4 X3 Y4 X4 Y4 X5 Y4 X6 Y4 X7 Y4
0 0 0 0 0	0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	X0 Y1 X1 Y1 X2 Y1 X3 Y1 X4 Y1 X5 Y1 X6 Y1 X7 Y1	1 1 1 1 1 1 1	0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	X0 Y5 X1 Y5 X2 Y5 X3 Y5 X4 Y5 X5 Y5 X6 Y5 X7 Y5
0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	X0 Y2 X1 Y2 X2 Y2 X3 Y2 X4 Y2 X5 Y2 X6 Y2 X7 Y2	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	X0 Y6 X1 Y6 X2 Y6 X3 Y6 X4 Y6 X5 Y6 X6 Y6 X7 Y6
0 0 0 0 0 0	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	X0 Y3 X1 Y3 X2 Y3 X3 Y3 X4 Y3 X5 Y3 X6 Y3 X7 Y3	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	X0 Y7 X1 Y7 X2 Y7 X3 Y7 X4 Y7 X5 Y7 X6 Y7 X7 Y7

Table 1. Address Decode Truth Table





<del>--</del>eC



	Min	Max	Min	Max				
	mm	mm	<u>Inches</u>	<u>Inches</u>				
Α		6.35		0.250				
A1	0.38		0.015					
A2	3.18	4.95	0.125	0.195				
В	0.36	0.56	0.014	0.022				
B1	0.76	1.78	0.030	0.070				
С	0.20	0.38	0.008	0.015				
D	35.05	39.75	1.380	1.565				
D1	0.13		0.005					
E	15.24	15.88	0.600	0.625				
E1	12.32	14.73	0.485	0.580				
е	2.54	BSC	0.100	BSC				
eА	15.24	BSC	0.600	BSC				
eВ		17.78		0.700				
L	2.92	5.08	0.115	0.200				
Ν	2	8	28					
Confo	Conforms to Jedec MS-011AB ISS.B							

#### Notes:

Base Plane Seating Plane

1. Controlling Dimensions are in inches
2. Dimension A, A1 and L are measured with the package seated in the Seating Plane
3. Dimensions D & E1 do not include mould flash or protrusions. Mould flash or protrusion shall not exceed 0.010 inch.
4. Dimensions E & eA are measured with leads constrained to be perpendicular to plane T.
5. Dimensions eB & eC are measured at the lead tips with the leads unconstrained; eC must be zero or greater.

A2


A1


<sup>1</sup>--D1

© Zarlink Semiconductor 2002 All rights reserved.									
ISSUE	1	2	3						
ACN	7010	203532	213102						
DATE	20Apr95	25Nov97	15Jul02						
APPRD.									



	Package Code
Previous package codes	Package Outline for 28 lead PDIP
	GPD00072





	Control Di	imensions	Altern. Di	mensions				
Symbol	in inc	hes	in milli	metres				
	MIN	MAX	MIN	MAX				
Α	0.165	0.180	4.19	4.57				
A1	0.090	0.120	2.29	3.05				
A2	0.062	0.083	1.57	2.11				
А3	0.042	0.056	1.07	1.42				
A4	0.020	_	0.51	-				
D	0.485	0.495	12.32	12.57				
D1	0.450	0.456	11.43	11.58				
D2	0.191	0.219	4.85	5.56				
E	0.485	0.495	12.32	12.57				
E1	0.450	0.456	11.43	11.58				
E2	0.191	0.219	4.85	5.56				
В	0.026	0.032	0.66	0.81				
b	0.013	0.021	0.33	0.53				
е	0.050	BSC	1.27	BSC				
		Pin features						
ND	7							
NE	7							
N	28							
Note	·	Square						
Confor	ms to J	EDEC MS	-018AB	Iss. A				

#### Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982
- 2. Dimensions D1 and E1 do not include mould protrusions.
  Allowable mould protrusion is 0.010" per side. Dimensions D1 and E1 include mould protrusion mismatch and are determined at the parting line, that is D1 and E1 are measured at the extreme material condition at the upper or lower parting line.
- 3. Controlling dimensions in Inches.
- 4. "N" is the number of terminals.
- 5. Not To Scale
- 6. Dimension R required for 120° minimum bend.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code ()(入
ISSUE	1	2	3		ZARLINK SEMICONDUCTOR	Previous package codes	Package Outline for 28 lead PLCC
ACN	5958	207469	212422				
DATE	15Aug94	10Sep99	22Mar02			,	
APPRD.							GPD00002



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE