

# **VM117R**

# 4-CHANNEL, FERRITE HEAD READ/WRITE PREAMPLIFIER

July, 1992


# **FEATURES**

- Power Up/Down Write Protection
- Operates on +5V and +12V Power Supplies
- · Programmable Write-Current Source
- TTL-Compatible Control Lines
- · Write-Unsafe Detection Circuitry
- Low Input Noise
- · For Use With Center-Tapped Ferrite Heads
- Internal Head Damping Resistors
- · Available in 2 or 4 Channels


### DESCRIPTION

The VM117R is a bipolar, monolithic read/write preamp circuit, designed for use with center-tapped ferrite recording heads. The circuit provides a low-noise read data path for signals from the disk in the read mode and provides write-current control for data written on the disk in the write mode.

#### **BLOCK DIAGRAM**



# CONNECTION DIAGRAMS



#### ABSOLUTE MAXIMUM RATINGS

Power Supply Voltages:	
V <sub>DD1</sub>	0.3V to 14V
V <sub>DD2</sub>	
V <sub>CC</sub>	0.3V to 6V
Pin Voltages:	
Head Select (HS)	0.3V to V <sub>CC</sub> + 0.3V
Write Unsafe (WUS)	
Write Data Input (WDI)	
Read/Write Select (R/W)	
Output Current:	00
Write Current (I <sub>W</sub> )	60mA
Read Data (RDX, RDY)	
Center Tap Current (ICT)	
Write Unsafe (WUS)	
Operating Temperature Range	
Storage Temperature Range	
Lead Temperature (Soldering 60 Sec.)	
Junction Temperature	150°C
Thermal Characteristics:	
18-lead PDIP	140°C/W
18-lead SOIC	140°C/W
22-lead PDIP	65°C/W
24-lead SOIC	80°C/W

#### RECOMMENDED OPERATING CONDITIONS

DC Power Supply Voltage:	
V <sub>DD1</sub>	12V ± 10%
V <sub>DD2</sub>	7.0V to VDD1
V <sub>CC</sub>	5V ± 10%
Head Inductance (LH)	. 10µH Typical
Damping Resistance (RD on chip)	$750\Omega \pm 20\%$
RCT Resistor (Note 1)	68Ω ± 5%
RDX, RDY Output Current (Read Mode)	0 to 100µA
Write Current	10 to 50mA
Junction Temperature	25° to +125°C

Note 1: Resistor ( $R_{CT}$ ) used to limit power dissipation.  $R_{CT}(\Omega) = 3.8/I_W(A)$ 

#### CIRCUIT OPERATION

DO D..... 0...... b . 1/- b

The VM117R operates as a write-current switch in the write mode and as a low-noise differential amplifier in the read mode. Channel selection is controlled by <u>HS</u>0, HS1 <u>and HS2</u> lines and mode select <u>is</u> controlled by the CS and RW select lines. Both <u>CS</u> and RW have internal pull-up resistors to prevent accidental write condition. Unsafe conditions are indicated by the WUS line.

#### Write Mode

In the write mode, the VM117R operates as a write-current switch. Write current is supplied by an internal current source. The magnitude of the write current is determined by an external resistor connected between WC and ground. The head current is switched between the X and Y side of a selected head by falling transitions on WDI (write data input). When switching to the write mode from the read mode, the write data flip-flop is initialized to pass head current through the X side of the head.

The write unsafe (WUS), open collector output, will give a high level for any of the following unsafe conditions:

- Open Head
- . No Write Current
- Read Mode
- Idle Mode
- · Write Data Frequency Too Low
- · Head Center-Tap Open

After the fault condition is corrected, it takes two negative transitions on WDI to clear the WUS line.

# Read Mode

In the read mode the circuit operates as a low-noise differential amplifier. The write-current source is turned off and the write-data flip-flop is set. The selected head provides a differential input. The RDX and RDY pins provide differential emitter follower outputs which are in phase with the X and Y inputs

Write current is deactivated for both the read and idle mode so that external gating is not required.

#### **Head Select**

One of the up to six heads may be selected in both the read and write modes. The selected head is determined by the voltage level of the head select inputs as shown in Table 1.

#### Mode Select

This circuit has three modes of operation: read, write and idle. The state of the chip select (CS) and the read write select (PW) inputs determine the mode of operation as shown in Table 2.

Table 1: Head Select

HS0	HS1	HS2	HEAD
L	L	L	0
Н	L	L	1
L	Н	L	2
Н	Н	L	3
Х	Н	Н	None

Table 2: Mode Select

<u> Ē</u>	₽₩	MODE
L	L	Write
L	Н	Read
Н	X	Idle

Table 3: External Resistor vs. Write Current


External resistor vs. DC write of head terminal X or Y with V <sub>CT</sub> respective X or Y terminal.	current I <sub>W</sub> into the selected shorted only to the
External Resistor R <sub>WC</sub> (kΩ)	Write Current I <sub>W</sub> (mA)
14.810	10
7.205	20
4.753	30
3.517	40
3.111	45
2.786	50

Note: Effective current I<sub>FLUX</sub> generated in the magnetic head is related to I<sub>W</sub> by the expression:

$$I_{FLUX} = I_W \left( \frac{R_D}{R_H + R_D} \right)$$

Where  $R_H$  equals the full coil resistance of a center-tapped ferrite head and  $R_D$  is the damping resistor connected internally or externally between the X and Y terminals. Nominal internal resistance on VM117R is 750 $\Omega$ .

# TYPICAL APPLICATION



Note 1: This resistor is used to limit power dissipation

R<sub>CT</sub> = 3.8/l<sub>w</sub>. For normal power dissipation, connect

 $V_{DD2}$  to  $V_{DD1}$ .

Note 2: LH is defined as full coil head inductance. Inductors

from head X(Y) to center tap =  $L_{H/4}$ .

DC CHARACTERISTICS

Unless otherwise specified,  $V_{DD1}$  =  $V_{DD2}$  = 12V ± 10%,  $V_{CC}$  = 5V ± 10%,  $T_A$  = 25°C.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	•			<u> </u>	<del></del>	
<u> </u>		Read Mode			40	mA
	lDD	Write Mode			26 + I <sub>W</sub>	
Positive Supply Current		Idle Mode			25	
		Read Mode			15	mA
	<sup>1</sup> cc	Write Mode			18	
		Idle Mode			15	
Power Dissipation T <sub>A</sub> = 70°C	P <sub>D</sub>	Idle Mode		325	610	mW
		Read Mode		200	412	
		Write Mode I <sub>W</sub> = 50mA, $R_{CT} = 76\Omega$		675	850	
		Write Mode I <sub>W</sub> = 50mA, $R_{CT} = 0\Omega$		850	1100	
DIGITAL TTL INPUTS: CS,	R/W, HS,	WDI		•		•
Input High Voltage	V <sub>IH</sub>		2		V <sub>CC</sub> + 0.3	٧
Input Low Voltage	V <sub>IL</sub>		-0.3		0.8	٧
Input High Current	IH	V <sub>IH</sub> = 2.0V, V <sub>CC</sub> = 5.5V	-400		100	μА
Input Low Current	կլ	V <sub>IL</sub> = 0.4V, V <sub>CC</sub> = 5.5V	-0.4	1		mA
VUS OUTPUT			•	••		
Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA (Safe)			0.5	٧
High Current	Юн	V <sub>OH</sub> = 5V (Unsafe)			100	μА

**READ CHARACTERISTICS** Unless otherwise specified,  $V_{DD1} = V_{DD2} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 25^{\circ}C$ .

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Voltage Gain	A <sub>V</sub>	$V_{ N}$ = 1mVrms, f = 500KHz R <sub>L</sub> (RDX,RDY) = 1k $\Omega$	80		120	V/V
Dynamic Range	DR	DC input voltage where AC gain falls 10%, V <sub>IN</sub> = V <sub>DC</sub> + 0.5mVp-p f = 500KHz	-2		2	mV
Bandwidth (- 3dB)	BW	$V_{IN}$ =1 mVp-p, $Z_S < 5\Omega$	30			MHz
Input Noise Voltage	e <sub>in</sub>	L <sub>H</sub> = 0, R <sub>H</sub> = 0, BW = 15MHz		1.1	1.6	nV/√Hz
Differential Input Capacitance	CIN	f = 5MHz			23	pF
Differential Input Resistance	R <sub>IN</sub>	VM117R		750		Ω
Input Current (per side)	lN				45	μА
Common Mode Rejection Ratio	CMRR	V <sub>CM</sub> = V <sub>CT</sub> + 100mVp-p, f = 5MHz	50			dB
Power Supply Rejection Ratio	PSRR	$V_{DD}$ or $V_{CC} = 100$ m $V_{P-P}$ , $f = 5$ M $Hz$	45			dB
Channel Separation	cs	V <sub>IN</sub> = 100mVp-p, f = 5MHz Three channels driven, selected channel measured	45			dB
Output Offset Voltage	vos		-400		400	mV
Common Mode Output Voltage	V <sub>OCM</sub>		5		7	V
Head Center Tap Voltage	V <sub>CT</sub>			4.2	<u> </u>	V
Single-Ended Output Resistance	R <sub>SEO</sub>			-	30	Ω

WRITE CHARACTERISTICS Unless otherwise specified,  $V_{DD1}$  =  $V_{DD2}$  = 12V  $\pm$  10%,  $V_{CC}$  = 5V  $\pm$  10%,  $T_A$  = 25°C,  $I_W$  = 40mA,  $I_{CC}$  = 5V  $I_$ 

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Write Current Range	W	(See table 3)	10		50	mA
Differential Head Voltage	$v_{DH}$			8		Vpk
Unselected Head Current	I <sub>UH</sub>				2	mA p-p
Current Gain	Al			20		mA/mA
Head Current Propagation Delay	t <sub>PD</sub>	$L_{H} = 0\mu H$ , $R_{H} = 0$ , 50% WDI to 50% I <sub>W</sub>			30	ns
Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>	L <sub>H</sub> = 0μH, R <sub>H</sub> = 0, 10% to 90%		5	20	ns
Symmetry	S	[(t <sub>r</sub> - t <sub>f</sub> )/2]		0.5	2	ns
Write Current Tolerance	ΔIW	R <sub>WC</sub> = 3111Ω	42.75	45	47.25	mA
Differential Output Resistance	POUT	VM117R		750		Ω
Differential Output Capacitance	COUT	f = 5MHz	1		15	pF
Head Center Tap Voltage	V <sub>CT</sub>			10		٧

SWITCHING CHARACTERISTICS  $C_L$  (RDX, RDY)  $\leq$  20pF,  $T_A = 25^{\circ}C$ .

Unless otherwise specified,  $l_W$  = 40mA,  $L_H$  = 2.5 $\mu H,~R_D$  = 750 $\Omega,~f_{DATA}$  = 5MHz,

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Read-to-Write Switching Delay	t <sub>RW</sub>	50% of R/W to 90% of write output envelope			1 .	μs
Write-to-Read Switching Delay	<sup>t</sup> WR	50% of R/W to 90% of 100mVp-p RDX, RDY envelope			1	μѕ
Idle-to-Write Switching Delay	tıw	50% of CS to 90% of write output envelope			1	μs
Idle-to-Read Switching Delay	<sup>t</sup> IR	50% of CS to 90% of 100mVp-p RDX, RDY envelope			1	μs
Write-to-Idle Switching Delay	twi	50% of CS to 10% of write output envelope			1	μs
Read-to-Idle Switching Delay	t <sub>RI</sub>	50% of CS to 10% of RDX, RDY envelope			1	μѕ
Head Select Switching Delay	¹HS	50% of HS transition to 90% of 100mVp-p RDX, RDY envelope from selected head			1	μs
Write Unsafe Delay Safe to Unsafe	<sup>t</sup> D1	Gate WDI. Measure from 50% of last data pulse to 50% WUS. IW = 10 to 40mA	1.6		8	μs
Write Unsafe Delay Unsafe to Safe	t <sub>D2</sub>	Gate WDI. Measure from 50% of falling edge of first data pulse to 50% WUS, I <sub>W</sub> =10mA			1	μs