# Silicon Systems \* A TDK Group Company

### SSI 32C9024

### Differential SCSI Combo Controller 80 Mbit/s; dual bit NRZ interface Preliminary Data

January 1995

#### DESCRIPTION

The SSI 32C9024 is an advanced CMOS VLSI device which integrates major portions of the hardware needed to build a SCSI disk drive with differential support. The circuitry of the SSI 32C9024 includes a complete SCSI target interface, an advanced buffer manager, a high performance disk formatter and an 88-bit Reed-Solomon ECC with fast "on-the-fly" hardware correction. The SSI 32C9024 provides maximum performance while minimizing micro controller intervention.

The 32C9024 provides a Dual Bit Interface to the ENDEC. The Dual Bit Interface allows an effective transfer rate of up to 80 Mbit/s on the disk interface by utilizing two parallel NRZ data signals and a clock rate of 40 MHz. The reduction of overall clock rates between the 32C9024 and the ENDEC can be of great benefit to the designer.


The SSI 32C9024 can sustain concurrent transfers of up to 80 Mbit/s transfer rate to the disk and 10 MB/s across the SCSI bus.

(continued)

### **FEATURES**

- SCSI Bus Interface
  - Full SCSI-2 Compatibility
  - Direct bus interface logic with on-chip 48 mA drivers for single ended operation
  - Control signals for operation with external differential tranceivers
  - Synchronous transfer rates up to 10 MB/s
  - Asynchronous transfer rates up to 5 MB/s
  - Parity generation and checking
  - Auto Command Mode (ACM) SCSI state machine performs high level SCSI sequences without microprocessor intervention
  - Four level ACM command FiFO supports automatic execution of multiple ACM commands
  - Hardware support for automatic handling of SCSI-2 command queuing
  - Automatic SCSI CDB size determination
  - Automatic SCSI Disconnect and Reconnect
  - Sixteen byte data FIFO between SCSI channel and Buffer Manager (continued)

#### **BLOCK DIAGRAM**



7-105

0195 - rev.

#### **DESCRIPTION** (continued)

The SSI 32C9024 is one of a family of Silicon Systems' single chip disk controllers which support a wide range of device interfaces. The SSI 32C9023 is a single ended only version of the SSI 32C9024. Other family members support AT and PCMCIA interfaces. The Silicon Systems' chip family is illustrated in the hierarchy chart shown in Figure 1. All members are based on a common architecture allowing major portions of firmware to be reused.

The high level of integration within the SSI 32C9024 represents a major reduction in parts count. When the SSI 32C9024 SCSI Controller is combined with the SSI 32R2110 Read/Write device, SSI 32P4782 Combination Read Channel, SSI 32D4680 Time Base Generator, SSI 32H4631 Servo and Motor Speed Controller, an appropriate microcontroller and memory, a complete, cost efficient, high performance intelligent drive solution is created.

#### FEATURES (continued)

- Buffer Manager
  - Direct support of DRAM or SRAM
    - SRAM throughput to 20 MB/s
    - SRAM size up to 256 Kbit/s
    - DRAM throughout to 17.78 MB/s
    - DRAM size up to 1 MB
  - Programmable memory timing
  - Buffer RAM segmentation with flexible segment sizes from 256 bytes to 1 MB
  - Dedicated host, disk and microprocessor address pointers
  - Internal buffer protection circuit provides buffer integrity
- Disk Formatter
  - Dual Bit NBZ Interface
  - Effective Data Rates to 80 Mbit/s
  - Automatic multi-sector transfer
  - Header or microprocessor based split data field support
  - Advanced sequencer organized in 32 x 5 bytes
  - 88-bit Reed Solomon ECC with "on-the-fly" fast hardware correction circuitry
  - Capable of correcting up to four 10-bit symbols in error




FIGURE 1: Silicon Systems' Single Chip Controller Hierarchy

- Guaranteed to correct one 31-bit burst or two 11-bit bursts
- Hardware on-the-fly correction of an 11-bit single burst error within a half sector time
- Detects up to one 51-bit burst or three 11-bit bursts
- Microprocessor Interface
  - Supports both multiplexed or non-multiplexed microprocessors
  - Separate or combined host and disk interrupts
  - Programmable wait state insertion
- Other Features
  - Internal power down modes
  - Available in 128-pin QFP

#### **FUNCTIONAL DESCRIPTION**

The SSI 32C9024 contains the following four major functional blocks:

Microcontroller Interface

SCSI Interface

Disk Formatter

**Buffer Manager** 

The Microprocessor Interface allows the local microprocessor access to all of the 32C9024 internal control registers and any location within the buffer memory. The microprocessor, by writing and reading the internal registers can control all activities of the 32C9024. The microprocessor can elect to perform SCSI and/or disk operations directly, or it can enable the advanced features of the 32C9024 which can perform all typical operations automatically.

The SCSI Interface block handles all SCSI activities. The SCSI interface includes all of the signals necessary for implementing a differential SCSI interface using external differential transceivers. The 32C9024 also includes 48 mA drivers allowing for direct connection of the 32C9024 to the SCSI bus. The SCSI interface logic includes Auto Command Mode (ACM) logic, an advanced state machine capable of handling a variety of complex SCSI sequences without microprocessor intervention. The microprocessor can queue up to four ACM commands into the ACM Command FIFO to create even more sophisticated command sequences. The SCSI block interfaces directly with the Buffer Manager via an internal speed matching FIFO. This FIFO, plus the bandwidth capabilities of the Buffer Manager guarantee sustained full speed transfers across the SCSI bus. The high level of automation of the ACM minimizes SCSI bus overhead. The net result is maximized performance with minimum SCSI bus bandwidth utilization.

The Disk Formatter performs the serialization and deserialization of data. If provides all of the necessary functions to control track formatting, header search, and the reading and writing of data. The heart of the Disk Formatter is an advanced programmable sequencer which is flexible enough to interface to a wide variety of read/write channels. The sequencer can contain 31 instructions, each of which is 5 bytes (40 bits) in width. The width of the instructions allows for sophisticated branching techniques which increase the flexibility and power of the sequencer. The flexible disk interface can be configured through a wide range of capabilities. This allows the SSI 32C9024 to interface with nearly any read/write channel and allows the user of the 32C9024 to select the read/write channel best suited to the device. Of course, by selecting the SSI 32C9024 controller and the 32P4782 Combination Read Channel, you are guaranteed a problem free interface.

Within the Disk Formatter are the ECC generator/checker and ECC corrector. The generator/checker provides the ability to generate or check a 32-bit ECC for headers and an 88-bit Reed Solomon code for data. If the checker detects an error in an 88-bit Reed Solomon data field, the syndrome information is transferred into the corrector. The corrector performs the necessary operations to determine if the error was correctable and interfaces directly with the buffer controller to perform the correction automatically. The corrector performs its correction within one half of a sector time. This guarantees that the corrector will always be available to correct the next sector if necessary.

As its name implies, the Buffer Manager manages the data buffer of the controller. The Buffer Manager can support either SRAM or DRAM. When configured to operate with DRAM, the Buffer Manager automatically performs necessary refresh cycles. The Buffer Manager creates all of the necessary timing and control signals for a wide range of memory types and speeds. The Buffer Manager interfaces with the buffer memory, the SCSI Interface block, the data path of the Disk Formatter block, the ECC corrector and the microprocessor. If more than one of these devices requires access to the buffer memory, the Buffer Manager arbitrates the requests automatically. The Buffer Manager of the 32C9024 can sustain SCSI operations at the rate of 10 MB/s, Disk Formatter operations at 80 Mbit/s (10 MB/s).

### PIN DESCRIPTION

The following convention is used in the pin description:

- (I) denotes an input
- (O) denotes an output
- (Z) denotes a tri-state output
- (OD) denotes an open drain output

#### **GENERAL**

NAME	TYPE	DESCRIPTION	
VDD		POWER SUPPLY PIN	
GND		GROUND	

#### **HOST INTERFACE**

SDBP	1/0	SCSI DATA BUS PARITY. Odd parity bit for the SCSI data bus.
SDB(7:0)	1/0	SCSI DATA BUS BITS 7-0.
ATN		ATTENTION. This active low signal is used by the initiator to request a message out phase.
BSY	1/0	BUSY. This active low signal is used to indicate when the bus is active.
ACK	ı	ACKNOWLEDGE. This active low signal is used in the handshake protocol to indicate the completion of a data byte transfer.
SRST	ı	SCSI RESET. This active low signal is used to reset the SCSI controller.
MSG	0	MESSAGE. This active low signal is used to indicate a message phase.
SEL	1/0	SELECT. This active low signal is used to indicate either a selection or reselection phase.
Ç/D	0	COMMAND/DATA. This signal is used to indicate either a command or data phase.
REQ	0	REQUEST. This active low signal is used in the handshake protocol to initiate a data byte transfer.
I/Ō	1/0	INPUT/OUTPUT. This signal is used to indicate the direction of data transfer.
GPIO(2:0)	1/0	INPUT/OUTPUT. These pins are used to indicate the SCSI ID of the target device. The pins can be programmed as outputs for test purposes only.

### **DIFFERENTIAL SCSI**

SDOE	0	SCSI DATA BUS OUTPUT ENABLE.
ARB_BSY	0	Enables BSY output in arbitration phase.
BSYOUT	0	Enables BSY output in phases other than arbitration phase.
SELOUT	0	Enables SEL output.
TARGET	0	Enables Target mode; used to control the SCSI phase signals IO, CD, and MSG.

### **DISK INTERFACE**

NAME	TYPE	DESCRIPTION
INDEX	i	INDEX. Input for index pulse received from the drive.
INPUT/OUTPUT	I/O	DISK SEQUENCER INPUT/OUTPUT. A general purpose control (output) and status (input) pin configured by the Output Enable Bit of Register 71H, bit 7.
		At power-on, this pin is an input. As an input, it can be used to synchronize the disk sequencer to an external event. As an output, it is controlled by bit 2 of the Control Field of the disk sequencer.
INPUT	1	INPUT: This pin can be used to synchronize the disk to an external event.
AMD/SECTOR	-	ADDRESS MARK DETECT/SECTOR. This pin is used in the Hard Sector mode as the sector input. A pulse on this pin indicates a sector mark is found. In the Soft Sector mode, a low-level input indicates an address mark was detected. The device powers up in Soft Sector Default mode.
RG	0	READ GATE. During disk data read, this pin is asserted. Active high.
WG	0	WRITE GATE. During disk data write, this pin is asserted. Active high.
RRCLK	l	READ/REFERENCE CLOCK. This is a clock signal generated from an external data synchronizer. This clock is used to synchronize the input NRZ data and clock the disk formatter of the chip.
WCLK	0	WRITE CLOCK. This signal clocks the NRZ data out in the dual NRZ Interface mode.
NRZ1	1/0	NON RETURN TO ZERO 1. In dual NRZ mode, this signal is the most significant bit read data input from the disk drive when the read gate signal is asserted; it is the most significant bit write data output to the disk drive when the write gate signal is asserted. In single NRZ mode, this signal is not used and should be grounded. NRZ1 is the leading bit of the bit pair. In Write mode, the MSB of the data bytes always appears on NRZ1.
NRZ0	I/O	NON RETURN TO ZERO. In dual NRZ mode, this signal is the least significant bit read data input from the disk drive when the read gate signal is asserted; it is the least significant bit write data output to the disk drive when the write gate signal is asserted. In single NRZ mode, this signal is used to transfer NRZ data to/from the read channel chip.
FAULT	1	FAULT: This input when asserted indicates to the chip that a fault has occurred with the disk. The disk sequencer will stop and both RG and WG pins will be deasserted.

#### MICROPROCESSOR INTERFACE

NAME	TYPE	DESCRIPTION
RST	I	RESET. An asserted low input generates a component reset that holds the internal registers at reset, stops all operations within the chip, and deasserts all output signals. All input/output signals are set to the high-Z state during the assertion of this signal.
ALE/M/NM		ADDRESS LATCH ENABLE/MULTIPLEXED/NON-MULTIPLEXED AD- DRESS SELECT. When tied high or left floating after reset, the microproces- sor interface is configured as non-multiplexed. When driven low, then the microprocessor interface is configured as multiplexed. In this case this pin functions as the address latch enable, and the MA(7:0) pins are the demultiplexed address outputs.
CS	I	CHIP SELECT. Active high signal, when asserted, the internal registers of the SSI 32C9022 can be accessed.
WR/R/W	_	WRITE STROBE/READ/WRITE. In the Intel bus mode, when an active low signal is present with CS signal high, the data is written to the internal registers.
		In the Motorola bus mode, this signal acts as the R/W signal.
RD/DS/DS	!	READ STROBE/DATA STROBE. When the Intel bus control interface is selected (the I/MC is high), this signal acts as the RD signal. When the read strobe signal is asserted low and the CS signal is asserted high, the data from the specified register will be driven to the AD signals.
		When the Motorola bus control interface is selected (the I/MC is low) this signal acts as the data strobe signal. A high on the R/W signal along with this signal asserted and the CS signal asserted high indicates a read operation. A low on the R/W signal along with this signal asserted and the CS signal asserted high indicates a write operation. Note when non-multiplexed
		Motorola bus configuration is chosen, the data strobe is an active low input.
DINT	O, OD,Z	DISK INTERRUPT. An active low signal indicates the controller is requesting microprocessor service from the disk side. This signal is programmable for either a push-pull or open-drain output circuit. This signal powers up in the high-Z state. Register 4F bit 3 enables the pull-up.
SINT	O, OD,Z	SCSI INTERRUPT. This signal is generated by the SCSI controller and is an interrupt line to the microprocessor. It is programmable for either a push-pull or open drain output circuit. This signal powers up in the high-Z state. The interrupt is sourced from the SCSI Interrupt Register. Register 4F bit 3 enables the pull-up. This signal is also programmable to be either an active high or low interrupt.
AD(7:0)	1/0	ADDRESS/DATA BUS. When configured in the Intel mode, these lines are multiplexed, bidirectional microprocessor register address and data lines. When configured in the Motorola mode, these lines are bidirectional data lines.

### MICROPROCESSOR INTERFACE (continued)

NAME	TYPE	DESCRIPTION
MA(7:0)	1/0	MICROPROCESSOR ADDRESS BUS: These signals are nonmultiplexed address input or latched address output lines.
READY	0	READY: When this signal is deasserted low, the microprocessor shall insert wait states to allow time for the chip to respond.
I/MC	1	INTEL/MOTOROLA: This signal selects the microprocessor interface to be used. When this signal is asserted high, it selects the Intel bus control interface. When this signal is deasserted low, it selects the Motorola bus control interface. This signal has an internal pull-up to allow the default selection of the Intel bus control interface.

### **BUFFER MANAGER INTERFACE**

DOTT ETT MATTAGE					
BA(15:0)	0	BUFFER MEMORY ADDRESS LINES 15 through 0. Active high, for direct connection to a Static or Dynamic RAM address lines.			
BA16/RAS	0	BUFFER MEMORY ADDRESS 16: In SRAM mode, for direct connection to a Static RAM address line 16.			
		ROW ADDRESS STROBE: In DRAM mode, for direct connection to a Dynamic RAM Row Address Strobe signal.			
BA17/CAS	0	BUFFER MEMORY ADDRESS 17: In SRAM mode, for direct connection to a Static RAM address line 17.			
		ROW ADDRESS STROBE: In DRAM mode, active low, for direct connection to a Dynamic RAM Column Address Strobe signal.			
BD(7:0)	1/0	BUFFER MEMORY DATABUS. 7 through 0. Active high, buffer data bus that connects directly to the buffer RAM data lines.			
BDP	1/0	BUFFER MEMORY DATA PARITY. This signal provides odd parity for the buffer memory data bus during transfers to/from the buffer memory to the buffer RAM.			
MOE	0	MEMORY OUTPUT ENABLE. In SRAM mode this signal is asserted low when every buffer memory access is active. In DRAM mode this signal is asserted low only for buffer memory read operation.			
MS	0	MEMORY SELECT. An active low signal indicates external memory is selected.			
WE	0	WRITE ENABLE. Active low, write enable for the buffer RAM.			
SYSCLK	I	SYSTEM CLOCK. This signal is used to synchronize the buffer RAM access, including the generation of memory address bits, write enable $\overline{\text{WE}}$ , and memory output enable $\overline{\text{MOE}}$ .			

### **ELECTRICAL SPECIFICATIONS**

### **ABSOLUTE MAXIMUM RATINGS**

Maximum limits indicate where permanent device damage occurs. Continuous operation at these limits is not intended and should be limited to those conditions specified in the DC operating characteristics.

PARAMETER	RATING
Power Supply Voltage, VCC	7V
Ambient Temperature	0 to 70°C
Storage Temperature	-65 to 150°C
Power Dissipation	750 mW
Input, Output pins	-0.5 to VCC + 0.5V

#### **ELECTRICAL CHARACTERISTICS**

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNITS
Power Supply Voltage	VCC		4.50		5.50	٧
Supply Current	ICC	Ta = 25°C Outputs Unloaded			50	mA
Supply Current	ICCS				250	μA
Input Low Voltage	VIL		-0.5		0.8	٧
Input High Voltage	V0IH		2.0		VCC + 0.5	٧
Output Low Voltage	VOL	All pins except SCSI interface, IOL = 2 mA			0.4	٧
Output Low Voltage	VOL	SCSI interface pins, IOL = 48 mA	-		0.5	٧
Output High Voltage	VOH	IOH = -400 μA			2.4	٧
Input Leakage Current	IL	0 < VIN < VCC	-10		10	μА
Input Capacitance	CIN				10	рF
Output Capacitance	COUT				10	pF

#### MICROPROCESSOR INTERFACE TIMING

### Multiplexed Interface Timing Parameters (Figures 2-5)

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
ALE width Ta		20			ns
Address valid to MA(7:0) valid Tma				30	ns
RD width Tr		80			ns
Address valid to ALE ↓ As		5			ns
ALE ↓ to address invalid Ah		10			ns
CS valid to RD ↓ or DS ↑ Cs		20			ns
RD ↑ or DS ↓ to CS ↓ Ch		0			ns
RD ↓ or DS ↑ to read Tda data valid				60	ns
DS width Tds		80			ns
RD ↑ or DS ↓ to read data invalid Tdh		0		25	ns
R/W valid to DS ↑ Tsrw		20			ns
DS ↓ to R/W invalid Thrw		20			ns
RD ↓ to READY ↓ (Intel) or Tdrdy DS ↑ to READY ↓ (Motorola)				30	ns
Write data valid to Wds WR ↑ or DS ↓		40			ns
WR ↑ or DS ↓ to write data invalid Wdh		10			ns

Note: ↑ indicates rising edge

↓ indicates falling edge

### Non-Multiplexed Bus Interface Timings (Figure 6)

MA(7:0) valid to DS ↓	Tmas	5	ns
DS ↑ to MA(7:0) invalid	Tmah	5	ns
CS valid to DS ↓	Cs	20	ns
DS ↑ to CS ↓	Ch	0 .	ns
DS ↑ to read data valid	Tda	60	ns
DS width	Tds	80	ns
DS ↑ to read data invalid	Tdh	0 25	ns
R/W valid to DS ↓	Tsrw	20	ns
DS ↑ to R/W invalid	Thrw	20	ns
DS ↑ to READY ↓ (Motorola)	Tdrdy	30	ns
Write data valid to WR ↑ or DS	↓ Wds	40	ns
WR ↑ or DS ↓ to write data invalid	Wdh	10	ns

Note 1: ↑ indicates rising edge

↓ indicates falling edge

Note 2: Loading capacitor = 30 pF




FIGURE 2: Intel Register Multiplexed Read Timing




FIGURE 3: Motorola Register Multiplexed Read Timing




FIGURE 4: Intel Register Multiplexed Write Timing




FIGURE 5: Motorola Register Multiplexed Write Timing




FIGURE 6: Non-Multiplexed Bus Timing Diagrams

### **ELECTRICAL SPECIFICATIONS** (continued)

### **Disk Interface Timing**

PARAMETER	CONDITION	MIN	МОМ	MAX	UNIT
Dual bit interface Td RRCLK period		25			ns
Dual bit interface Td/2 RRCLK high/low time		10			ns
Single bit interface Ts RRCLK period		20.8			ns
Single bit interface Ts/2 RRCLK high/low time		8.5			ns
RRCLK rise/fall time Tr,Tf				3	ns
NRZ in valid to RRCLK 1 Dis		3			ns
RRCLK ↑ to NRZ in invalid Dih		3			ns
AMD valid to RRCLK As		3		<u>-</u>	ns
RRCLK ↓ to WCLK ↓ Tckd				8	пѕ
RRCLK ↓ to NR out valid Dvr				18	ns
WCVLK ↓ to NRZ out valid Dv				±2	ns




FIGURE 7: Disk Interface Timing


### **ELECTRICAL SPECIFICATIONS** (continued)

### BUFFER MEMORY READ/WRITE TIMING PARAMETERS

PARAMETER	CONDITION	MIN	MOM	MAX	UNIT
SYSCLK period T		25			ns
SYSCLK 1 to Tav address valid (Note 1)				18	ns
SYSCLK ↓ to Tmv MOE ↓ (Note 1)				18	ns
SYSCLK ↓ to Tmh MOE ↑ (Note 1)				18	ns
SYSCLK ↓ to Twv WE ↓ (Note 1)				18	ns
SYSCLK ↓ to Twh WE ↑ (Note 1)				18	ns
SYSCLK to Tdov data out valid (Note 1)				18	ns
SYSCLK to Tdoh data out invalid (Note 1)				18	ns
Data in valid Tds to MOE ↑ (SRAM) Data in valid to CAS ↑ (DRAM)		5			ns
MOE ↑ to Tdh data in valid (SRAM) CAS ↑ to data in valid (DRAM)		0			ns
SYSCLK ↑ to Trv RAS ↓ (Note 1)				18	ns
SYSCLK ↑ to Trh RAS ↑ (Note 1)				18	ns
SYSCLK 1 to Trav row address valid (Note 1)				18	ns
SYSCLK ↑ to Trah row address invalid (Note 1)				18	ns
SYSCLK ↑ to Tcv CAS ↓ (Note 1)				18	ns
SYSCLK ↑ to Tch CAS ↑ (Note 1)				18	ns
SYSCLK ↑ to Tcav column address valid (Note 1)				18	ns
SYSCLK ↑ to Tcah column address invalid		0			ns

#### **BUFFER MEMORY READ/WRITE FUNCTIONAL PARAMETERS (continued)**

PARAMI	ETER	CONDITIONS	MIN	UNIT			
Trwl	RAS ↓ to RAS ↑	Notes 2, 3	((RWL + 3)•T)	ns			
Trwh	RAS ↑ to RAS ↓	Notes 2, 4	((RWH + 1)•T)	ns			
Tcwl	CAS ↓ to CAS ↑	Note 2	((CWL + 1)•T)	ns			
Tcwl	CAS ↑ to CAS ↓	Notes 2, 5	((CWL + 1)•T)	ns			
Note:	Loading capacitance = 30 pF						
Note 1:	The measured delay for any of the signal indicated by this note will not vary from the measured delay of any other signal indicated by this note by more than ±2 ns.						
Note 2:	ote 2: RWL, RWH, CWL and CWH are fields in the Buffer Manager Timing Control Register (54H). Each is a two bit field which can contain a value of 0, 1, 2, or 3. These values determine the minimum number of SYSCLK periods (T) for the associated signal width.						
Note 3:							
Note 4:							
Note 5:	The minumum value of Towh will be generated only between consecutive page mode accesses.						
Note 6:	MS will rise only if the Buffer Manager determines that no additional requests for buffer access are pending. If the Buffer Manager determines that another access is to be Made, MS is kept low between the accesses for improved speed.						



Note: Twba is a functional parameter that gives the duration of one RAM data buffer access cycle in SYSCLK periods. The value is programmed in bits 1-0 of register 54H. These examples show Twba = 4T.

FIGURE 8: SRAM Read Timing




FIGURE 9: SRAM Write Timing




FIGURE 10: DRAM Timing, Refresh Cycle (Shown with WRL = 0)




FIGURE 11: DRAM Timing, Standard Cycle (Shown with RWL = 0 and CWL = 0)

### **SCSI Asynchronous Timing Paraemeters**

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNITS
Data Setup to ACK ↓	Tods	SCSI Output Phase	5			ns
Data Hold from ACK ↓	Todh	SCSI Output Phase	12			ns
ACK ↓ to REQ ↑	Talrh				49	ns
Data Setup to REQ↓	Tids	SCSI Input Phase	80			ns
Data Hold from ACK ↓	Tidh	SCSI Input Phase	29			ns

Note: All timing parameters are measured with 200 pf load, two SCSI terminator loads,  $\overline{\text{ACK}}$  filter turned off.




FIGURE 14: SCSI Asynchronous Timing

### **SCSI Synchronous Timing Paramenters**

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNITS
REQ Assertion Time	Trh		37		48	ns
REQ Deassertion Time	Trl		63		52	ns
Setup time SCSI ↓ Data to REQ	Tids	Write to SCSI bus	43			ns
Hold time REQ ↓ to SCSI Data invalid	Tidh	Write to bus	43			ns
Minimum ACK Assertion Width Required	Tal		10			ns
Data Setup to ACK ↓	Tods	Read from the SCSI bus	5			ns
Data Hold from ACK ↓	Todh	Read from the SCSI bus	12			ns

Note: All timing parameters are measured with 200 pF load, two SCSI terminator loads,  $\overline{\text{ACK}}$  filter turned off.




FIGURE 15: SCSI Synchronous Timing

### Synchronous Data In/Out Phase

PARAMETER	CONDITIONS	MIN	МОМ	MAX	UNITS
Synchronous Txtrp* Transfer Period	(see note)				ns
SYSFREQ high to REQ low Tsrl				50	ns
SYSFREQ high to REQ high Tsrh				60	ns
SYSFREQ high to data Tdov out valid				40	ns
Data setup to ACK low Tdsu		55			ns
Data hold from ACK low Tdh		40			ns

Note: Txtrp is the Synchronous Transfer Period as defined by the Synchronous Control Register (Reg: 43H). SYSFREQ is a function of the BUFCLK and is determined by the prescale value as defined by the Clock Control Register (Reg: 49H).




FIGURE 16: Even Number of SYSFREQ Cycles/SCSI Transfer Period




FIGURE 17: Odd Number of SYSFREQ Cycles/SCSI Transfer Period

#### Wait for Selection

PARAMETER		CONDITIONS	MIN	МОМ	MAX	UNITS
Bus Settle Delay (400 ns)	Tbsd		3T + 90		4T + 90	ns
to the assertion of BSY						

Note: T is the SCSI Clock Period (SCP) as defined in Register 49H (CLKCTL).




FIGURE 18: Wait for Selection

#### Arbitration

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
Bus Settle Delay (400 ns) + Tbfsd Bus Free Delay (800 ns) to the assertion of BSY and SDB <sub>OID</sub>		6T + 110		7T + 110	ns
Arbitration Delay (2.4 µsec) Tad to the assertion of SEL (win) or deassertion of BSY and SDB <sub>OID</sub> (lost)		-		13T + 100	ns
Bus Clear Delay (800 ns)+ Tbcsd Bus Settle Delay (400 ns) to end of Arbitration Phase		-		6T + 100	ns

Note: T is the SCSI Clock Period (SCP) as defined in Register 61H (CLKCTL).




FIGURE 19: Arbitration

#### Reselection

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNITS
Bus Clear Delay (800 ns) + Bus Settle Delay (400 ns) to end of Arbitration Phase	Tbcsd				6T + 100	ns
Two Deskew Delays (90 ns) to the deassertion of BSY	Tdskd1		-		160	ns
Bus Settle Delay (400 ns) to the assertion of BSY	Tbsd		-		2T + 40	ns
Two Deskew Delays (90 ns) to the deassertion of SEL, SDB <sub>OID</sub> , and SDB <sub>DID</sub>	Tdskd2		1T +70		2T + 70	ns

Note: T is the SCSI Clock Period (SCP) as defined in Register 61H (CLKCTL).





FIGURE 20: Reselection



### ORDERING INFORMATION

PART DESCRIPTION		ORDER NUMBER	PACKAGE MARK
SSI 32C9024	128-Lead TQFP	32C9024-CGT	32C9024-CGT
	128-Lead QFP	32C9024-CG	32C9024-CG

Preliminary Data: Indicates a product not completely released to production. The specifications are based on preliminary evaluations and are not guaranteed. Small quantities are available, and Silicon Systems should be consulted for current information.

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022 (714) 573-6000, FAX: (714) 573-6914