



**MICROCHIP**

**28C64A**

## 64K (8K x 8) CMOS EEPROM


### FEATURES

- Fast Read Access Time—150 ns
- CMOS Technology for Low Power Dissipation
  - 30 mA Active
  - 100  $\mu$ A Standby
- Fast Byte Write Time—200  $\mu$ s or 1 ms
- Data Retention >10 years
- High Endurance - Minimum  $10^4$  Erase/Write Cycles
- Automatic Write Operation
  - Internal Control Timer
  - Auto-Clear Before Write Operation
  - On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- Chip Clear Operation
- Enhanced Data Protection
  - Vcc Detector
  - Pulse Filter
  - Write Inhibit
- Electronic Signature for Device Identification
- 5-Volt-Only Operation
- Organized 8Kx8 JEDEC Standard Pinout
  - 28-pin Dual-In-Line Package
  - 32-pin Chip Carrier (Leadless or Plastic)
  - 28-pin Thin Small Outline Package (TSOP)
    - 8x20mm
  - 28-pin Very Small Outline Package (VSOP)
    - 8x13.4mm
- Available for Extended Temperature Ranges:
  - Commercial: 0°C to 70°C


### DESCRIPTION

The Microchip Technology Inc. 28C64A is a CMOS 64K non-volatile electrically Erasable PROM. The 28C64A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wired-or systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.

### BLOCK DIAGRAM



### PIN CONFIGURATION



**ELECTRICAL CHARACTERISTICS****MAXIMUM RATINGS\***

V<sub>CC</sub> and input voltages w.r.t. V<sub>SS</sub> ..... -0.6V to +6.25V  
 Voltage on OE w.r.t. V<sub>SS</sub> ..... -0.6V to +13.5V  
 Voltage on A9 w.r.t. V<sub>SS</sub> ..... -0.6V to +13.5V  
 Output Voltage w.r.t. V<sub>SS</sub> ..... -0.6V to V<sub>CC</sub>+0.6V  
 Storage temperature ..... -65°C to 125°C  
 Ambient temp. with power applied ..... -50°C to 95°C

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE	
Name	Function
A0 - A12	Address Inputs
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
RDY/Busy	Ready/Busy
V <sub>CC</sub>	+5V Power Supply
V <sub>SS</sub>	Ground
NC	No Connect; No Internal Connection
NU	Not Used; No External Connection is Allowed

**READ / WRITE OPERATION**  
**DC Characteristics**

V<sub>CC</sub> = +5V ±10%  
 Commercial (C): Tamb= 0°C to 70°C  
 Industrial (I): Tamb= -40°C to 85°C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	V <sub>IH</sub> V <sub>IL</sub>	2.0 -0.1	V <sub>CC</sub> +1 0.8	V V	
Input Leakage	—	I <sub>IN</sub>	-10	10	μA	V <sub>IN</sub> = -0.1V to V <sub>CC</sub> +1
Input Capacitance	—	C <sub>IN</sub>	—	10	pF	V <sub>IN</sub> = 0V; Tamb = 25°C; f = 1 MHz (Note 2)
Output Voltages	Logic "1" Logic "0"	V <sub>OH</sub> V <sub>OL</sub>	2.4	0.45	V V	I <sub>OH</sub> = -400 μA I <sub>OL</sub> = 2.1 mA
Output Leakage	—	I <sub>LO</sub>	-10	10	μA	V <sub>OUT</sub> = -0.1V to V <sub>CC</sub> +0.1V
Output Capacitance	—	C <sub>OUT</sub>	—	12	pF	V <sub>IN</sub> = 0V; Tamb = 25°C; f = 1 MHz (Note 2)
Power Supply Current, Active	TTL input	I <sub>CC</sub>	—	30	mA	f = 5 MHz (Note 1) V <sub>CC</sub> = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	I <sub>CC(S)TTL</sub> I <sub>CC(S)TTL</sub> I <sub>CC(S)CMOS</sub>	—	2 3 100	mA mA μA	CE = V <sub>IH</sub> (0°C to 70°C) CE = V <sub>IH</sub> (-40°C to 85°C) CE = V <sub>CC</sub> -0.3 to V <sub>CC</sub> +1

Note: (1) AC power supply current above 5 MHz: 2 mA/MHz.


(2) Not 100% tested.

<b>READ OPERATION AC Characteristics</b>	AC Testing Waveform:	$V_{IH} = 2.4V; V_{IL} = 0.45V; V_{OH} = 2.0V; V_{OL} = 0.8V$					
	Output Load:	1 TTL Load + 100 pF					
	Input Rise and Fall Times:	20 ns					
	Ambient Temperature:	Commercial (C): Tamb = 0°C to 70°C Industrial (I): Tamb = -40°C to 85°C					
Parameter	Sym	28C64A-15	28C64A-20	28C64A-25	Units	Conditions	
		Min	Max	Min	Max	ns	
Address to Output Delay	t <sub>ACC</sub>	—	150	—	200	—	250 ns $\overline{OE} = \overline{CE} = V_{IL}$
$\overline{CE}$ to Output Delay	t <sub>CE</sub>	—	150	—	200	—	250 ns $\overline{OE} = V_{IL}$
$\overline{OE}$ to Output Delay	t <sub>OE</sub>	—	70	—	80	—	100 ns $\overline{CE} = V_{IL}$
$\overline{CE}$ or $\overline{OE}$ High to Output Float	t <sub>OFF</sub>	0	50	0	55	0	70 ns Note 1
Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurs first.	t <sub>OH</sub>	0	—	0	—	0	— ns Note 1

Note: (1) Not 100% tested.

## READ WAVEFORMS


6




- Notes: (1)  $t_{OFF}$  is specified for  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first  
 (2)  $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$   
 (3) This parameter is sampled and is not 100% tested

<b>BYTE WRITE AC Characteristics</b>	AC Testing Waveform: $V_{IH} = 2.4V$ and $V_{IL} = 0.45V$ ; $V_{OH} = 2.0V$ ; $V_{OL} = 0.8V$ Output Load: 1 TTL Load + 100 pF Input Rise/Fall Times: 20 ns Ambient Temperature: Commercial (C): $T_{amb} = 0^{\circ}\text{C}$ to $70^{\circ}\text{C}$ Industrial (I): $T_{amb} = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$				
Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tAS	10	—	ns	
Address Hold Time	tAH	50	—	ns	
Data Set-Up Time	tDS	50	—	ns	
Data Hold Time	tDH	10	—	ns	
Write Pulse Width	twPL	100	—	ns	Note 1
Write Pulse High Time	twPH	50	—	ns	
OE Hold Time	toEH	10	—	ns	
OE Set-Up Time	toES	10	—	ns	
Data Valid Time	tdV	—	1000	ns	Note 2
Time to Device Busy	tDB	2	50	ns	
Write Cycle Time (28C64A)	tWC	—	1	ms	0.5 ms typical
Write Cycle Time (28C64AF)	tWC	—	200	μs	100 μs typical


Note: (1) A write cycle can be initiated by  $\overline{CE}$  or  $\overline{WE}$  going low, whichever occurs last. The data is latched on the positive edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first.  
(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until tDH after the positive edge of  $WE$  or  $CE$ , whichever occurs first.

**PROGRAMMING WAVEFORMS**

## DATA POLLING WAVEFORMS



## CHIP CLEAR WAVEFORMS



6

## SUPPLEMENTARY CONTROL

Mode	CE	OE	WE	A9	Vcc	I/O1
Chip Clear	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	X	Vcc	
Extra Row Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A9 = V <sub>H</sub>	Vcc	Data Out
Extra Row Write	*	V <sub>IH</sub>	*	A9 = V <sub>H</sub>	Vcc	Data In

Note:  $V_H = 12.0\text{V} \pm 0.5\text{V}$ 

\* Pulsed per programming waveforms.

## DEVICE OPERATION

The Microchip Technology Inc. 28C64A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	CE	OE	WE	I/O	Rdy/Busy(1)
Read	L	L	H	Dout	H
Standby	H	X	X	High Z	H
Write Inhibit	H	X	X	High Z	H
Write Inhibit	X	L	X	High Z	H
Write Inhibit	X	X	H	High Z	H
Byte Write	L	H	L	DIN	L
Byte Clear				Automatic Before Each "Write"	

Note: (1) Open drain output.

(2) X = Any TTL level.

### Read Mode

The 28C64A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Data is available at the output toe after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least tacc-toe.

### Standby Mode

The 28C64A is placed in the standby mode by applying a high signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

### Data Protection

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip.

Second, there is a WE filtering circuit that prevents WE pulses of less than 10 ns duration from initiating a write cycle.

Third, holding  $\overline{WE}$  or  $\overline{CE}$  high or  $\overline{OE}$  low, inhibits a write cycle during power-on and power-off (Vcc).

### Write Mode

The 28C64A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the WE pin. On the falling edge of WE, the address information is latched. On rising edge, the data and the control pins (CE and OE) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C64A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C64A has completed writing and is ready to accept another cycle.

### Data Polling

The 28C64A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

### Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to 12V  $\pm 0.5$ V and using address locations 1FF0 to 1FFF, the additional bytes can be written to or read from in the same manner as the regular memory array.

### Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising  $\overline{OE}$  to 12 volts and bringing the WE and CE low. This procedure clears all data, except for the extra row.

## SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

### PART NUMBERS

<u>28C64AF</u>	<u>T - 15</u>	<u>I / P</u>	
			Package:
			J Cerdip
			L Plastic Leaded Chip Carrier (PLCC)
			P Plastic DIP
			SO Plastic Small Outline IC
			TS Thin Small Outline Package (TSOP) 8x20mm
			VS Very Small Outline Package (VSOP) 8x13.4mm
		Temperature Range:	Blank 0°C to 70°C
			I -40°C to 85°C
	Access Time:	15	150 ns
		20	200 ns
		25	250 ns
	Shipping:	Blank	Tube
		T	Tape and Reel "L" and "SO"
	Option:	Blank	= t <sub>WC</sub> = 1 ms
		F	= t <sub>WC</sub> = 200 µs
		X	Pin 1 NC (Pin 2 PLCC), t <sub>WC</sub> = 1 ms
	Device:	28C64A	8K x 8 CMOS EEPROM

## Commercial/Industrial Outlines and Parameters

### COMMERCIAL AND INDUSTRIAL PARTS

Examples:

#### Part Number Suffix Designations:

XXXXXXXXX - XX X/XX XXX

**27C256T-15I/J**  
**PIC16C54-RCI/SO**

#### L ROM Code or Special Requirements

##### Case Outline

- D = Ceramic
- J = Cerdip (with window if EPROM) - all product except Microcontrollers
- K = LCC (Ceramic Leadless Chip Carrier, not thermally enhanced)
- L = PLCC (Plastic Leaded Chip Carrier)
- P = Plastic
- S = Die in Waffle Pack
- W = Die in Wafer Form
- CB = COB (Chip-On-Board)
- JN = Cerdip, no window - for Microcontrollers only
- JW = Cerdip, windowed - for Microcontrollers only
- PQ = PQFP
- SJ = Skinny Cerdip
- SL = 14-Lead Small Outline .150 mil
- SM = Small Outline .207 mil
- SN = Small Outline .150 mil
- SO = Small Outline .300 mil
- SP = Skinny Plastic Carrier
- SS = Shrink Small Outline Package
- TS = Thin Small Outline (TSOP) 8mm x 20mm
- VS = Very Small Outline (VSOP) 8 x 13mm

##### Process Temperature

- Blank = 0°C to +70°C
- I = -40°C to +85°C
- E = -40°C to +125°C

##### Speed              Frequency (EPROM / High Density EEPROM)

##### Crystal Frequency Designator for PIC16/17 Microcontrollers

-55 = 55 ns	Blank	= 20.5 MHz	LP = 4 µs - Low Power
-70 = 70 ns	-14	= 14.4 MHz	RC = 2 µs - Resistor Capacitor
-90 = 90 ns	-25	= 25.6 MHz	XT = 1 µs - Crystal
-10 = 100 ns	-32	= 32.8 MHz	HS = 20 MHz - High Speed Crystal
-12 = 120 ns			-10 = 10 MHz - High Speed Crystal
-15 = 150 ns			-04 = 4 MHz - Crystal or RC
-17 = 170 ns			-16 = 16 MHz - High Speed Crystal
-20 = 200 ns			-20 = 20 MHz - High Speed Crystal
-25 = 250 ns			-25 = 25 MHz - High Speed Crystal

##### OPTION

- = twc = 1 ms
- F = twc = 200 µs
- X = Rotated pinout
- T = Tape and Reel

##### Device Type (Up To 10 Digits)

- C = Indicates CMOS
- LC = Indicates Low Power CMOS
- AA = 1.8V
- LV = Low Voltage
- HC = High Speed
- LCS = Low Power Security



## TABLE OF CONTENTS

### SECTION 1: HERMETIC

#### A. Ceramic Side Brazed Dual In-line Package ("D" Case Outlines)

Symbol List for Side Brazed Package Parameters .....	11-1-1
8-Lead, Side Brazed, 300 mil .....	11-1-2
14-Lead, Side Brazed, 300 mil .....	11-1-3
16-Lead, Side Brazed, 300 mil .....	11-1-4
18-Lead, Side Brazed, 300 mil .....	11-1-5
22-Lead, Side Brazed, 400 mil .....	11-1-6
24-Lead, Side Brazed, 600 mil .....	11-1-7
24-Lead, Side Brazed, 600 mil, Window .....	11-1-8
28-Lead, Side Brazed, 600 mil .....	11-1-9
28-Lead, Side Brazed, 600 mil, Window .....	11-1-10
40-Lead, Side Brazed, 600 mil .....	11-1-11
40-Lead, Side Brazed, 600 mil, Window .....	11-1-12
48-Lead, Side Brazed, 600 mil .....	11-1-13

#### B. Ceramic Cerdip Dual In-line Package ("J, JW, SJ" Case Outlines)

Symbol List for Cerdip Dual In-Line Package Parameters .....	11-1-14
8-Lead, Cerdip, 300 mil .....	11-1-15
16-Lead, Cerdip, 300 mil .....	11-1-16
18-Lead, Cerdip, 300 mil .....	11-1-17
18-Lead, Cerdip, 300 mil, Window .....	11-1-18
22-Lead, Cerdip, 400 mil .....	11-1-19
24-Lead, Cerdip, 300 mil .....	11-1-20
24-Lead, Cerdip, 300 mil, Window .....	11-1-21
24-Lead, Cerdip, 600 mil .....	11-1-22
24-Lead, Cerdip, 600 mil, Window .....	11-1-23
28-Lead, Cerdip, 600 mil .....	11-1-24
28-Lead, Cerdip, 600 mil, Window .....	11-1-25
40-Lead, Cerdip, 600 mil .....	11-1-26
40-Lead, Cerdip, 600 mil, Window .....	11-1-27

#### C. Ceramic Flatpack

Symbol List for Ceramic Flatpack Package Parameters .....	11-1-28
28-Lead .....	11-1-29

#### D. Ceramic Leadless Chip Carrier (Surface Mount Package, "K" Case Outlines)

Symbol List for Ceramic Leadless Chip Carrier Package Parameters .....	11-1-30
28-Lead (Square) .....	11-1-31
28-Lead, Window (Square) .....	11-1-32
32-Lead (Rectangle) .....	11-1-33
32-Lead, FRIT (Rectangle) .....	11-1-34
32-Lead, Window (Rectangle) .....	11-1-35
32-Lead, FRIT Window (Rectangle) .....	11-1-36
44-Lead (Square) .....	11-1-37

#### E. Ceramic Leaded Chip Carrier (Surface Mount Package, "JL" Case Outlines)

Symbol List for Ceramic Leaded Chip Carrier Package Parameters .....	11-1-38
68-Lead (Window) .....	11-1-39
84-Lead (Window) .....	11-1-40



## TABLE OF CONTENTS (Cont'd)

### SECTION 2: PLASTIC

<b>A. Plastic Dual In-Line Package ("P, SP" Case Outlines)</b>	
Symbol List for Plastic Dual In-Line Package Parameters .....	11-2-1
8-Lead, 300 mil.....	11-2-2
14-Lead, 300 mil.....	11-2-3
16-Lead, 300 mil.....	11-2-4
18-Lead, 300 mil.....	11-2-5
22-Lead, 400 mil.....	11-2-6
24-Lead, 600 mil.....	11-2-7
24-Lead, 300 mil.....	11-2-8
28-Lead, 300 mil.....	11-2-9
28-Lead, 600 mil.....	11-2-10
40-Lead, 600 mil.....	11-2-11
48-Lead, 600 mil.....	11-2-12
<b>B. Plastic Leaded Chip Carrier (Surface Mount, "L" Case Outlines)</b>	
Symbol List for Plastic Leaded Chip Carrier Package Parameters .....	11-2-13
28-Lead (Square) .....	11-2-14
32-Lead (Rectangle).....	11-2-15
44-Lead (Square) .....	11-2-16
68-Lead (Square) .....	11-2-17
84-Lead (Square) .....	11-2-18
<b>C. Plastic Small Outline (SOIC) (Surface Mount, "SN, SL, SM, SW, SO" Case Outlines)</b>	
Symbol List for Plastic Small Outline Package Parameters .....	11-2-19
8-Lead, 150 mil (Body) .....	11-2-20
8-Lead, 200 mil (Body) .....	11-2-21
14-Lead, 150 mil (Body) .....	11-2-22
18-Lead, 300 mil (Body) .....	11-2-23
24-Lead, 300 mil (Body) .....	11-2-24
28-Lead, 300 mil (Body) .....	11-2-25
28-Lead, 330 mil (Body) .....	11-2-26
<b>D. Plastic Shrink Small Outline (SSOP) (Surface Mount "SS" Case Outlines)</b>	
Symbol List for Plastic Shrink Small Outline Package Parameters .....	11-2-27
20-Lead, 209 mil Body (5.30mm) .....	11-2-28
28-Lead, 209 mil Body (5.30mm) .....	11-2-29
<b>E. Plastic Thin Small Outline (TSOP) and Very Small Outline (VSOP) (Surface Mount, "TS" and "VS" Case Outlines)</b>	
Symbol List for Thin and Very Small Outline Package Parameters .....	11-2-30
28-Lead, (8 x 20mm) TSOP Type I .....	11-2-31
28-Lead, (8 x 13mm) VSOP Type I .....	11-2-32
<b>F. Plastic Metric Quad Flatpack (MQFP) (Surface Mount, "PQ" Case Outlines)</b>	
Symbol List for Plastic Metric Quad Flatpack Package Parameters .....	11-2-33
44-Lead, (10x10mm) Body 1.6/0.15mm .....	11-2-34