

28C64A


## 64K (8K x 8) CMOS Electrically Erasable PROM


#### **FEATURES**

- Fast Read Access Time—150ns
- CMOS Technology for Low Power Dissipation
  - -30mA Active
  - -100µA Standby
- Fast Byte Write Time—200μs or 1ms
- · Data Retention >10 years
- High Endurance Minimum 10<sup>4</sup> Erase/Write Cycles
- · Automatic Write Operation
  - -Internal Control Timer
  - -Auto-Clear Before Write Operation
  - -On-Chip Address and Data Latches
- Data Polling
- Ready/Busy
- · Chip Clear Operation
- · Enhanced Data Protection
  - —Vcc Detector
  - -Pulse Filter
  - -Write Inhibit
- · Electronic Signature for Device Identification
- · 5-Volt-Only Operation
- · Organized 8Kx8 JEDEC Standard Pinout
  - -28-pin Dual-In-Line Package
- -32-pin Chip Carrier (Leadless or Plastic)
- Available for Extended Temperature Ranges:
  - -Commercial: 0° C to 70° C
  - -Industrial: -40° C to 85° C

#### DESCRIPTION

The Microchip Technology Inc 28C64A is a CMOS 64K non-volatile electrically Erasable and Programmable Read Only Memory. The 28C64A is accessed like a static RAM for the read or write cycles without the need of external components. During a "byte write", the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/ Busy output or using Data polling. The Ready/Busy pin is an open drain output, which allows easy configuration in wiredor systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete. CMOS design and processing enables this part to be used in systems where reduced power consumption and reliability are required. A complete family of packages is offered to provide the utmost flexibility in applications.





# ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS\*

 Vcc and input voltages w.r.t. Vss
 -0.6V to + 6.25V

 Voltage on OE w.r.t. Vss
 -0.6V to +13.5V

 Voltage on A9 w.r.t. Vss
 -0.6V to +13.5V

 Output Voltage w.r.t. Vss
 -0.6V to Vcc+0.6V

 Storage temperature
 -65° C to 125° C

 Ambient temp. with power applied
 -50° C to 95° C

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE							
Name Function							
A0 - A12 CE OE WE I/O0 - I/O7 RDY/Busy Vcc Vss NC	Address Inputs Chip Enable Output Enable Write Enable Data Inputs/Outputs Ready/Busy +5V Power Supply Ground No Connect; No Internal Connection						
NU	Not Used; No External Connection is Allowed						

## READ / WRITE OPERATION DC Characteristics

 $Vcc = +5V \pm 10\%$ 

Commercial (C): Tamb= 0° C to 70° C

Industrial

(I): Tamb= -40° C to 85° C

Parameter	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	Logic "1" Logic "0"	ViH ViL	2.0 -0.1	Vcc+1 0.8	<b>V V</b>	
Input Leakage		lLi	-10	10	μА	VIN = -0.1V to VCC+1
Input Capacitance		Cin		10	pF	Vin = 0V; Tamb = 25° C; f = 1 MHz (Note 2)
Output Voltages	Logic "1" Logic "0"	Voн Vol	2.4	0.45	V V	iOH = -400μA IOL = 2.1mA
Output Leakage		ILO	-10	10	μА	Vout = -0.1V to Vcc+0.1V
Output Capacitance		Соит		12	pF	Vin = 0V; Tamb = 25° C; f = 1 MHz (Note 2)
Power Suppy Current, Active	TTL input	lcc		30	mA	f = 5 MHz (Note 1) VCC = 5.5V;
Power Supply Current, Standby	TTL input TTL input CMOS input	ICC(S)TTL ICC(S)TTL ICC(S)CMOS		2 3 100	mA mA μA	<u>CE</u> = ViH (0° C to 70° C) <u>CE</u> = ViH (-40° C to 85° C) <u>CE</u> = Vcc-0.3 to Vcc+1

Note: (1) AC power supply current above 5 MHz: 2 mA/MHz.

(2) Not 100% tested.

**READ OPERATION AC Characteristics** 

AC Testing Waveform:

 $V_{IH} = 2.4V$ ;  $V_{IL} = 0.45V$ ;  $V_{OH} = 2.0V$ ;  $V_{OL} = 0.8V$ 

Output Load:


1 TTL Load + 100 pF

Input Rise and Fall Times: 20 nsec Ambient Temperature:

Commercial (C): Tamb = 0° C to 70° C Industrial (I): Tamb = -40° C to 85° C

Parameter	Sym	28C64A-15		28C64A-20		28C64A-25		Units	Conditions	
		Min	Мах	Min	Max	Min	Max			
Address to Output Delay	tacc		150		200		250	ns	OE = CE = VIL	
CE to Output Delay	tCE		150		200		250	ns	OE = VIL	
OE to Output Delay	toe		70		80		100	ns	CE = VIL	
CE or OE High to Output Float	toff	0	50	0	55	0	70	ns	Note 1	
Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurs first.	tон	0		0		0		ns	Note 1	

Note: (1) Not 100% tested.



Notes: (1) toff is specified for OE or CE, whichever occurs first

(2) OE may be delayed up to toe - toe after the falling edge of CE without impact on toe

(3) This parameter is sampled and is not 100% tested

BYTE WRITE
AC Characteristics

AC Testing Waveform: VIH = 2.4V; VIL = 0.45V; VOH = 2.0V; VOL = 0.8V

Output Load: 1 TTL Load + 100 pF

Input Rise/Fall Times: 20 nsec


Ambient Temperature: Commercial (C): Tamb = 0° C to 70° C


Industrial (I): Tamb = -40° C to 85° C


Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	10		ns	
Address Hold Time	tah	50		пѕ	
Data Set-Up Time	tos	50		ns	
Data Hold Time	toн	10		ns	
Write Pulse Width	twpL	100		ns	Note 1
Write Pulse High Time	twph	50		ns	
OE Hold Time	toeh	10		ns	
OE Set-Up Time	toes	10		ns	
Data Valid Time	tov		1000	ns	Note 2
Time to Device Busy	tDB	-	50	ns	
Write Cycle Time (28C64A)	twc		1	ms	0.5 ms typical
Write Cycle Time (28C64AF)	twc		200	μs	100μs typical

Note: (1) A write cycle can be initiated  $\overline{CE}$  or  $\overline{WE}$  going low, whichever occurs last. The data is latched on the positive edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first.

(2) Data must be valid within 1000ns max. after a write cycle is initiated and must be stable at least until ton after the positive edge of WE or CE, whichever occurs first.







SUPPLEMENTARY CONTROL								
Mode	CE	ŌĒ	WE	A9	Vcc	I/Oı		
Chip Clear	VIL	VH	VIL	Х	Vcc			
Extra Row Read	ViL	VIL	VIH	A9 = VH	Vcc	Data Out		
Extra Row Write	•	Viн	•	A9 = VH	Vcc	Data In		
Note: VH = 12.0V ±0.5V	* Puls	sed per prog	ramming w	aveforms.				

### **DEVICE OPERATION**

The Microchip Technology Inc 28C64A has four basic modes of operation—read, standby, write inhibit, and byte write—as outlined in the following table.

Operation Mode	CE	ŌĒ	WE	1/0	Rdy/Busy(1)	
Read Standby Write Inhibit Write Inhibit Write Inhibit Byte Write	THHXXL	LXXLXH	HXXXHL	Dout High Z High Z High Z High Z DIN	H H	
Byte Clear	Automatic Before Each "Write"					

Note: (1) Open drain output.

(2) X = Any TTL level.

#### **Read Mode**

The 28C64A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip enable  $(\overline{CE})$  is the power control and should be used for device selection. Output Enable  $(\overline{OE})$  is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from  $\overline{CE}$  to output (tCE). Data is available at the output toe after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least tAcc-tOE.

#### Standby Mode

The 28C64A is placed in the standby mode by applying a high signal to the  $\overline{CE}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### **Data Protection**

In order to ensure data integrity, especially during critical power-up and power-down transitions, the following enhanced data protection circuits are incorporated:

First, an internal Vcc detect (3.3 volts typical) will inhibit the initiation of non-volatile programming operation when Vcc is less than the Vcc detect circuit trip.

Second, there is a WE filtering circuit that prevents WE pulses of less than 10ns duration from initiating a write cycle.

Third, holding WE or CE high or OE low, inhibits a write cycle during power-on and power-off (Vcc).

#### **Write Mode**

The 28C64A has a write cycle similar to that of a Static RAM. The write cycle is completely self-timed and initiated by a low going pulse on the  $\overline{WE}$  pin. On the falling edge of  $\overline{WE}$ , the address information is latched. On rising edge, the data and the control pins ( $\overline{CE}$  and  $\overline{OE}$ ) are latched. The Ready/Busy pin goes to a logic low level indicating that the 28C64A is in a write cycle which signals the microprocessor host that the system bus is free for other activity. When Ready/Busy goes back to a high, the 28C64A has completed writing and is ready to accept another cycle.

#### Data Polling

The 28C64A features Data polling to signal the completion of a byte write cycle. During a write cycle, an attempted read of the last byte written results in the data complement of I/O7 (I/O0 to I/O6 are indeterminable). After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

#### Electronic Signature for Device Identification

An extra row of 32 bytes of EEPROM memory is available to the user for device identification. By raising A9 to 12V ±0.5V and using address locations 1FEO to 1FFF, the additional bytes can be written to or read from in the same manner as the regular memory array.

#### Chip Clear

All data may be cleared to 1's in a chip clear cycle by raising  $\overline{OE}$  to 12 volts and bringing the  $\overline{WE}$  and  $\overline{CE}$  low. This procedure clears all data, except for the extra row.

## **SALES AND SUPPORT**

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

