-								RE	EVISI	ONS										
LTR		·· · · · · · · · · · · · · · · · · · ·			DI	ESCR	LPTIC	ON					D.	ATE	(YR-MO	-DA)		APPRO	OVED	
REV															<u> </u>					
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23											
REV STATE				RE	<u>v</u>															
OF SHEET:				SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP.	ared e	r Kar	f m	DEFENSE ELECTRONICS SUPPLY DAYTON, OHIO 4544					rer							
MIL DRA THIS DRAWIN FOR USE BY A AND AGEN DEPARTMEN	STANDARDIZED  MILITARY  DRAWING  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  AMSC N/A  CHECKED BY  CHECKED BY  APPROVED BY  APPROVED BY  APPROVED BY  DRAWING APPROVAL DATE  92-03-10  REVISION LEVEL			J.	PRO	OCES NOLI		INT	ERF.	ACE	CIR	CUIT								
										SHI	ET								1	

DESC FORM 193


JUL 91

5962-E450

<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
  - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Clock speed
01	P1754	Processor interface with system configuration inputs	20 MHz
02	P1754	Processor interface with system configuration inputs	30 MHz
03	P1754	Processor interface with system configuration inputs	40 MHz
04	P1754	Processor interface	20 MHz
05	P1754	Processor interface	30 MHz
06	P1754	Processor interface	40 MHz

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	<u>Case outline</u>
T	See figure 2 (64-lead, 1.665" x .630" x .190"), dual-in-line package with gull-wing leads
U	See figure 2 (68-terminal, .955" x .955" x .115"), leaded chip carrier package with straight leads
X	See figure 2 (64-lead, 1.665" x .630" x .190"), dual-in-line package
Υ	See figure 2 (68-terminal, .955" x .955" x .115"), leaded chip
	carrier package with gull-wing leads
Z	See figure 2 (68-pin, 1.160" x 1.160" x .290"), pin grid array package

1.3 Absolute maximum ratings.

Supply voltage range, V <sub>CC</sub>	-0.5 V dc to +7.0 V dc
Input voltage range	$-0.5 \text{ V dc to V}_{cc} + 0.5 \text{ V dc}$
Storage temperature range	-65°C to +150°C
Input current range	-30 mA to +5 mA
Current applied to any output	150 mA
Maximum power dissipation $(P_n)$ 1/	1.5 W
Lead temperature range (soldering 10 seconds)	300°C
Thermal resistance, $\Theta_{IC}$ :	
Cases X and T	8°C/W
Cases Y and U	5°C/W
Case Z	

1/ Must withstand the added P<sub>D</sub> due to short circuit test; e.g., I<sub>OS</sub>.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88642
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1 4	Recommended	operating	conditions.
1.4	Recommended	operating	Conditions.

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

**MILITARY** 

MIL-BUL-103

List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
- 3.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as specified on figure 2.
- 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full (case or ambient) operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-40642
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

Test	Symbol	-55°C ≤	nditions T <sub>C</sub> ≤ +125°C v < 5.5 v	Group A subgroups	Device type	:		Unit
		unless other	·V <sub>CC</sub> ≤ 5.5 V wise specified <u>1</u> /			Min	Max	į
Input high volt <b>age</b>	v <sub>IH</sub>			1,2,3	All	2.0	v <sub>cc</sub> + 0.5	٧
Input low voltage	VIL			1,2,3	All	-0.5	0.8	٧
Input clamp diode voltage	v <sub>CD</sub>	$V_{CC} = 4.5 \text{ V},$ $I_{IN} = -18 \text{ mA}$		1,2,3	ALL		-1.2	V
Output high voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V  V <sub>IN</sub> = 2.0 V,	I <sub>OH</sub> = -8.0 mA	1,2,3	All	2.4		٧
		0.8 V	$I_{OH} = -300 \mu A$		   	v <sub>cc</sub> -		V
Output low voltage,	V <sub>OL</sub>	v <sub>CC</sub> = 4.5 V v <sub>IN</sub> = 2.0 V,	I <sub>OL</sub> = 8.0 mA	1,2,3	ALL		0.5	V
except A <sub>0</sub> - A <sub>15</sub>		0.8 V	I <sub>OL</sub> = 300 μA				0.2	V
Output low voltage,	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V V <sub>IN</sub> = 2.0 V,	I <sub>OL</sub> = 20 mA	1,2,3	ALL		0.5	٧
A <sub>0</sub> - A <sub>15</sub>		0.8 V	I <sub>OL</sub> = 300 μA	]	;   !		0.2	V
Input high current, except IB <sub>O</sub> - IB <sub>15</sub> , parity/IB <sub>16</sub> , SING ERR, A <sub>O</sub> /EXT AD <sub>O</sub> A <sub>1</sub> /EXT AD <sub>1</sub> , STRBA	IIH	V <sub>IN</sub> = V <sub>CC</sub> ' V <sub>CC</sub> = 5.5 V		1,2,3	ALL		10	μA
Input high current, IB <sub>O</sub> -IB <sub>15</sub> , parity/IB <sub>16</sub> , A <sub>O</sub> /EXT AD <sub>O</sub> , A <sub>1</sub> /EXT AD <sub>1</sub>	IIH			1,2,3	ALL		50	μA
Input high current, STRBA, SING ERR	IIH	V <sub>IN</sub> = V <sub>CC</sub> ' V <sub>CC</sub> = 5.5'V		1,2,3	All		500	μΑ
Input low current, except IB <sub>0</sub> - IB <sub>15</sub> , parity/IB <sub>16</sub> , SING ERR, A <sub>0</sub> /EXT AD <sub>0</sub> A <sub>1</sub> /EXT AD <sub>1</sub> , STRBD,	IIL	V <sub>IN</sub> = GND,  V <sub>CC</sub> = 5.5 V		1,2,3	All         		-10	μA
Input low current,  IBO-IB15, parity/IB16, SING ERR, AO/EXT ADO, A1/EXT AD1	IIL	1		1,2,3	ALL		-50	μA   
Input_low_current, STRBD, TEST ON	IIL			1,2,3	ALL		-500	μА
See footnotes at end of table								
STANDAR MILITARY			SIZE				5962-	3864
DEFENSE ELECTRONIC	CENTER							

Test	1 -7 1		Group A subgroups	Device type	Limits		Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ unless otherwise specified <u>1</u> /			Min	Max	<b>-</b>   
Output 3-state current	I <sub>OZH</sub>	V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = 5.5 V	1,2,3	All		50	μA
Output 3-state current	IozL	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = 5.5 V	1,2,3	ALL		-50	μA
Quiescent power supply current (CMOS input levels)	Iccqc	V <sub>IN</sub> < 0.2 V or > V <sub>CC</sub> -0.2 V, f = 0 MHz, outputs open, V <sub>CC</sub> = 5.5 V	1,2,3	All		10	mA
Quiescent power supply current (TTL input levels)	ICCQT	V <sub>IN</sub> = 3.4 V, f = 0 MHz, all inputs, outputs open, V <sub>CC</sub> = 5.5 V	1,2,3	All		50	mA
Dynamic power supply	ICCD	$V_{IN} = 0 V \text{ to } V_{CC}$ , tr = tf = 2.5 ns typically,	1,2,3	01,04		40	mA
current		outputs open,	 	02,05		50	mA
		v <sub>cc</sub> = 5.5 v	 	03,06	   	60	mA
Output short circuit current <u>2</u> /	Ios	V <sub>OUT</sub> = GND, V <sub>CC</sub> = 5.5 V	1,2,3	ALL	-25		mA
Input capacitance	cIN	See 4.3.1c, inputs only	4	All		10	pF
Output/bi-directional capacitance	C <sub>OUT</sub>	See 4.3.1c, outputs, (including I/O buffers)	4	ALL		15	pF
Functional tests		See 4.3.1d, V <sub>CC</sub> = 4.5 V, 5.5 V	7,8	ALL			
Time from external	TEX RDY-	See figure 4, $V_{CC} = 4.5 \text{ V}$	9,10,11	01,04		16	ns
ready to ready data valid	(RDYD) <sub>V</sub>	<u>3</u> /	   	02,05		14	ns
			   	03,06		12	ns
Time from clock read to ready data	TC- (RDYD) <sub>V</sub>		9,10,11	01,04		28	ns
valid	\\\		 	02,05	ļ	22	ns
				03,06		16	ns
Time from strobe address high to	TSTRBA <sub>H</sub> -    (A) <sub>V</sub>		9,10,11	01,04		29	ns
address bus valid	```		,   	02,05	<u>i</u>	21	ns
				03,06		19	ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-0.142
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEF1 5

Test	Symbol	Conditions $-55^{\circ}C \leq T_C \leq +125^{\circ}C$		Device type	Limits		Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $4.5 V \le V_{CC} \le 5.5 V$   unless otherwise specified <u>1</u> /	ļ		Min	Max	1
ime from	TIBA <sub>V</sub> -	See figure 4, $V_{CC} = 4.5 \text{ V}$	9,10,11	01,04		31	ns
information bus address to address bus valid	(A) <sub>V</sub>	<u>3</u> / 		02,05		22	ns
			ļ 	03,06	ii	20	ns
Time from falling	TFC(R)	1	9,10,11	01,04		24	ns
clock to read low				02,05	!	18	ns
				03,06	!	12	ns
Time from strobe	TSTRBD <sub>H</sub> -	-    -	9,10,11	01,04		24	ns
data high to read high	(K)H			02,05		18	ns
				03,06		12	ns
Time from strobe	TSTRBD	1	9,10,11	01,04	!	26	ns
data low to write low	(W) <sub>_</sub>			02,05	!	20	ns
				03,06	<u> </u>	15	ns
Time from strobe	TSTRBD <sub>H</sub> -	-	9,10,11	01,04	[	26	ns
data high to write high	(M)H			02,05		20	ns
				03,06	[	15	ns
Time from infor-	TIBD <sub>IN</sub> -	†	9,10,11	01,04		22	ns
mation bus data in to memory	(ME PA ER)			02,05		17	ns
parity error low	_			03,06		12	ns
Time from infor-	TIBA <sub>IN</sub> -	+	9,10,11	01,04		30	ns
mation bus address in to	(EX AD ER)			02,05		25	ns
external address error	į		1	03,06		20	ns
Time from strobe	TSTRBD, -	-	9,10,11	01,04		26	ns
data low to start-up run	(STRT ROM) <sub>V</sub>	<i>t</i>		02,05		20	ns
valid				03,06	<del>                                     </del>	15	ns

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88642
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A subgroups	Device type	Limits		Unit
		$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ 4.5 V $\le$ V <sub>CC</sub> $\le$ 5.5 V unless otherwise specified <u>1</u> /		 	Min	Max	]
ime from falling	TFC-	- 4: 4 11 - 4 5 11	9,10,11	01,04		30	ns
clock to infor- mation bus valid	(IB OUT)	See figure 4, $V_{CC} = 4.5 \text{ V}$		02,05		25	ns
				03,06		25	ns
ime from rising	TC-		9,10,11	01,04		30	ns
edge of clock to timer clock	(TIMER   CLK)			02,05		25	ns
		 	03,06		20	ns	
	TIB INV-		9,10,11	01,04		25	ns
	(IB16) <sup>*</sup> 			02,05		20	ns
				03,06		18	ns
Extended address	TEXT AD		9,10,11	01,04	10	 	ns
setup time	(CLKB3)			02,05	10		ns
				03,06	10	 	ns
Time from external	TEX RDY1-		9,10,11	01,04		28	ns
ready data to ready data	(RDYD) <sub>V</sub>			02,05		24	ns
valid			1	03,06		21	ns
Time from falling	TFC-		9,10,11	01,04		30	ns
clock to SCR SCR enable;	(SCR EN)			02,05		24	ns
case types T and X only				03,06		24	ns
Time from STRBD	TSTRBD <sub>H</sub> -	1	9,10,11	01,04		30	ns
high to SCR enable; case	(SCR EN)	(SCR EN)		02,05		24	ns
types T and X only				03,06		24	ns

STANDARDIZED MILITARY DRAWING	SIZE A		5962-იინ42
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

<sup>1/2</sup> Unless otherwise specified, all testing shall be conducted under worst-case conditions. 1/2 Only one output may be shorted at a time. 1/2 All measurements of delay times on active signals are related to the 1.5 V levels.

Device	types		04, 05, 06					
Case o	utlines		T and X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal   number	Terminal   symbol	
1 2	GND SCR EN	17 18	IB <sub>8</sub>	33 34	A <sub>15</sub> A <sub>14</sub>	49 50	A <sub>O</sub> /EXT AD <sub>O</sub>	
3 4	TEST ON	19 20	GND IB	35 36	A <sub>13</sub> A <sub>12</sub>	51 52	CPU CLK STRBA	
5 6	RESET TEST END	21 22	IB <sub>11</sub>	37 38	A <sub>11</sub> A <sub>10</sub>	53 54	STRBD STRB EN	
7	TIMER CLK EX RDY1	23 24	18 <sub>13</sub>   18 <sub>14</sub>	39 40	A <sub>9</sub>	55 56	EX RDY RDYD	
9 10	IB <sub>O</sub>   IB <sub>1</sub>	25 26	IB <sub>15</sub>   IB <sub>16</sub>	41 42	A <sub>7</sub>   A <sub>6</sub>	57 58	R/W GND	
11 12	IB <sub>2</sub>	27 28	ME PA ER/RAM DIS EX AD ER/SING ERR	43 44	A <sub>5</sub>	59 60	M/IO MEMW	
13 14	IB <sub>4</sub>   IB <sub>5</sub>	29 30	INTA STRT ROM	45 46	A <sub>3</sub>  GND	61 62	MEMR IOW	
15 16	IB <sub>6</sub>   IB <sub>7</sub>	31 32	V <sub>CC</sub>  GND	47	A <sub>2</sub>  A <sub>1</sub> /EXT AD <sub>1</sub>	63 64	IOR V <sub>CC</sub>	

FIGURE 1. <u>Terminal connections</u>.

STANDARDIZED  MILITARY DRAWING  DEFENCE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88642
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

Device	types	01, 02, 03 U and Y						
Case ou	ıtlines							
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal   symbol	Terminal number	Terminal   symbol	
1 2	GND SC <sub>O</sub>	18 19	EX RDY1	35 36	A <sub>15</sub> A <sub>14</sub>	52 53	sc <sub>4</sub>  sc <sub>3</sub>	
3	sc <sub>1</sub>	20	IB <sub>9</sub>	37	A <sub>13</sub>	54	тс	
4	TEST ON	21	GND	38	A <sub>12</sub>	55	CPU CLK	
5 6	RESET TEST END	22	IB <sub>10</sub>   IB <sub>11</sub>	39 40	A <sub>11</sub>   A <sub>10</sub>	56 57	STRBA   STRBD	
7 8	TIMER CLK	24	IB <sub>12</sub>   IB <sub>13</sub>	41 42	A <sub>9</sub>	58 59	STRB EN EX RDY	
9 10	N <sub>CC</sub>	26 27	IB <sub>14</sub>   IB <sub>15</sub>	43	A <sub>7</sub> A <sub>6</sub>	60	RD <u>Y</u> D  R/W	
11 12	IB <sub>1</sub>	28 29	PARITY/IB ME PA ER/RAM DIS	45 46	A <sub>5</sub>   A <sub>4</sub>	62	GN <u>D</u> M/IO	
13 14	IB <sub>3</sub>   IB <sub>4</sub>	30	EX AD ER/SING ERR	47 48	A <sub>3</sub>  GND	64 65	MEMW MEMR	
15 16	IB <sub>5</sub>	32	STRT ROM	49 50	A <sub>2</sub>  A <sub>1</sub> /EXT AD <sub>1</sub>	66 67	IOW IOR	
17	IB <sub>7</sub>	34	GND	51	A <sub>O</sub> /EXT AD <sub>O</sub>	68	v <sub>cc</sub>	

FIGURE 1. Terminal connections - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-88642
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

Devi	ce types	ypes 01, 02, 03					
Case	outline		Z				
Pin	Pin Name	Pin	Pin Name	Pin	Pin Name	Pin	Pin Name
B1 B2	V <sub>CC</sub>	L2 K2	GND SC <sub>2</sub>	K11 K10	EX RDY STRB EN	A10 B10	GND A <sub>8</sub>
C1 C2	IB <sub>13</sub>	L3 K3	TIMER CLK	J11 J10	STRBD STRBA	A9 B9	A <sub>9</sub> A <sub>10</sub>
D1 D2	IB <sub>11</sub>	L4 K4	RESET TEST ON	H11 H10	CPU CLK TC	A8 B8	A <sub>11</sub> A <sub>12</sub>
E1 E2	IB <sub>9</sub>	L5 K5	sc <sub>1</sub>	G11 G10	sc <sub>3</sub> sc <sub>4</sub>	A7 B7	A <sub>13</sub> A <sub>14</sub>
F1 F2	EX RDY1	L6   K6	V <sub>CC</sub> IOR	F11 F10	A <sub>O</sub> /EXT AD <sub>O</sub> A <sub>1</sub> /EXT AD <sub>1</sub>	A6   B6	A <sub>15</sub> GND
G1 G2	IB <sub>6</sub> IB <sub>5</sub>	L7 K7	IOW MEMR	E11 E10	A <sub>2</sub> GND	A5 B5	V <sub>CC</sub> STRT ROM
H1 H2	18 <sub>4</sub> 18 <sub>3</sub>	L8   K8	ME <u>MW</u> M/IO	D11 D10	A <sub>3</sub> A <sub>4</sub>	A4 B4	INTA EX AD ER
J1 J2	IB <sub>2</sub>	L9 K9	GN <u>D</u>   R/W	c11 c10	A <sub>5</sub> A <sub>6</sub>	A3 B3	ME PA ER   IB <sub>16</sub> /PARIT
к1	IB <sub>O</sub>	L10	RDYD	B11	A <sub>7</sub>	A2	IB <sub>15</sub>

FIGURE 1. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-88642
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

## Device types 04, 05, and 06



Inches	mm	Inches	mm
.003	0.08	.040	1.01
.004	0.10	.050	1.27
.005	0.13	.150	3.81
.008	0.20	.470	11.93
.010	0.25	.530	13.46
.015	0.38	.590	14.98
.016	0.41	.620	15.74
.022	0.55	.868	22.04
.030	0.76	1.663	42.24


# Case T

### NOTES:


- 1. Dimensions are in inches.
- 2. Metric equivalents are given for general information only.
- 3. Unless otherwise specified, tolerances are .02 (0.51 mm) for two place decimals and .005 (0.13 mm) for three place decimals.


FIGURE 2. <u>Case outlines</u>.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88642
		REVISION LEVEL	SHEET



12





#### Device types 01, 02, and 03 .060 .040 .098 PIN NO 1 (REF) 1.010 120 .059 <sub>F</sub>.100 .100 . 980 ٥Ó 00 1.010 00 00 .016 1.089 ÕÕ . 020 00 1.160 00 ⊢. 600 SQ -00 00 00 ٥ō 00 ΘØ <del>•••</del>••••••••••••• **\$**@@@@@<del>@</del> I.100 .050 DIA 1.089 . 150 . 170 1.160 STANDOFF (4) PLACES 000000000 L 0 0 0 0 0 0 0 0 0 K 00 00 00 Н 00 BOTTOM 00 00 G òο F 00 VIEW 00 Ē 00 00 D 00 00 С 00 0 0 0 0 0 0 0 0 0 В Inches Inches | mm mm .120 3.04 **♦०००००००००** .010 0.25 .150 3.81 .016 0.41 4.32 .020 0.50 .170 1234567891011 .040 1.01 .600 15.24 .050 .980 24.89 1.27 .059 1.49 1.010 25.65 - DEEP CHAMFER 1.52 27.66 1.089 .060 .100 2.54 1.160 29.46 - INDEX MARK Case Z NOTES: 1. Dimensions are in inches. 2. Metric equivalents are given for general information only. Unless otherwise specified, tolerances are .02 (0.51 mm) for two place decimals and .005 (0.13 mm) for three place decimals. 4. Pin 1: Indicator can be either rectangle, dot, or triangle at specified location or referenced to the uniquely beveled corner. FIGURE 2. <u>Case outlines</u> - Continued. 5962-88642 **STANDARDIZED** SIZE

A

REVISION LEVEL


SHEET


15


DESC FORM 193A JUL 91

MILITARY DRAWING


DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444







TEST END TIMING (NOTE 1)




## NOTES:

- 1. The last two inst<u>ructions</u> executed during system test are: XIO RA, 1F44, 0 and JC 7, 0000 hex, 0. After execution of the IOW bus cycle, the XIO proceeds by filling the instruction pipe with two memory <u>read</u> bus cycles where the opcode 7070 hex and 0000 hex are entered to the processor. As from the end of STRBD in the second cycle, TEST END is asserted. At this point, the execution of IC starts by first issuing two fetch cycles from the "old PC" (from addresses XXXX & XXXX+1). The data will be taken from system memory (because TEST END is asserted) but both the address and data are irrelevant. Following that, IC will start filling the pipe from address 0000 hex and 0001 hex, now from the system memory to start user's program execution.
- 2. All timing measurements on active signals relate to 1.5  $\rm V$  levels.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88642
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18



- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

	<del>,</del>
MIL-STD-883 test requirements	Subgroups   (per method   5005, table I)
Interim electrical parameters (method 5004)	1, 2, 7, 8A
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 7, 8, 9, 10, 11
Additional electrical subgroups for group C periodic inspections	

<sup>\*</sup> PDA applies to subgroups 1 and 7.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88642
		REVISION LEVEL	SHEET 20

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $c_{IN}$  and  $c_{OUT}$  measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.
    - d. Subgroups 7 and 8 shall consist of verifying the functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available from the approved sources of supply.
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
      - (1) Test condition D using the circuit submitted with the certificate of compliance (see 3.6 herein).
      - (2)  $T_{\Delta} = +125^{\circ}C$ , minimum.
      - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
  - 5. PACKAGING
  - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECT, telephone (513) 296-6022.
  - 6.5 Pin descriptions. See table III.
- 6.6 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8526.
- 6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88642
		REVISION LEVEL	SHEET 21

## TABLE III. Pin descriptions.

Mnemonic	Name	Description		
CPU CLK	CPU Clock	A single phase input clock signal (0-40 MHz, 40% to 60% duty cycle).		
STRBA	Strobe Address	An active high input which latches the contents of IB(0:15) into the address latches.		
STRBD	Strobe Data	An active low input which is used for writing or reading data to or from the device and also to produce the external memory and I/O strobes.		
TIMER CLK	Timer Clock	A 100 kHz output (fixed frequency) based on the programmed operating frequency of the CPU clock.		
MEMW	Memory Write Strobe	An active low output produced in memory write cycles.		
MEMR	Memory Read Strobe	An active low output produced in memory read cycles.		
IOW	I/O Write Strobe	An active low output produced in output write cycles.		
IOR	I/O Read Strobe	An active low output produced in input read cycles.		
INTA	Interrupt Acknowledge   Strobe	An active low output produced after any interrupt, corresponding to an output write to address 1000 (Hex).		
SCR EN	System Configuration	An active low output (in 64 pin only) produced any time an input read from address 8410 (Hex), read system configuration is executed.		
STRB EN	Strobe Enable	An active low input, ena <u>bling the active</u> stat <u>e</u> of the address outputs and the MEMR, MEMW, IOR, and IOW outputs. When at a logic "1" (if enabled by bits EST, EAD of the control register) it will correspondingly enable the three-state state of the above signals.		
IB(0:15)	Information Bus (0:15)	A bidirectional time multiplexed bus. It is an input during the address phase of any bus cycle and also during the data phase when writing. It is an output during the data phase when reading from the device.		
IB16	Information Bus 16	A bidirectional line. It is an output during write cycles and an input during read cycles. It is used to implement the parity function at the system level.		
A(0:1)/ EXT AD(0:1), A(2:15)	Address Bus (0:15)	An active high output bus. Contains the address of the current bus cycle as latched by the end of STRBA. In system configurations including the MMU function, the only active lines during memory are A(4:15). In this case, A(2:3) are high impedance (don't care) and A(0:1) turn into inputs called Extended Addresses, EXT ADR (0:1). In this case these two lines supplied by the MMU, will be used to operate the programmable ready generation during bus cycles.		
M/IO	Memory I/O	An input qualifier indicating the nature of the current bus cycle.		

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88642
		REVISION LEVEL	SHEET 22

# TABLE III. Pin descriptions - Continued.

Mnemonic	Name	Description		
R/W RESET	Read/Write External Reset	An input qualifier indicating the nature of the current bus cycle, either Read (1) or Write (0).		
		An active low input used to initialize the devices's hardware.		
TEST ON	System Test Enable	An active low input used to enable the execution of the System Test built into the device, immediately after completion of the 5962-87665 initialization and before fetching any instruction from the user program.		
TEST END	System Test End	An active high output indicating whether the system test in the device has been completed. Whenever the system test is disabled by the TEST ON signal, the TEST END output will be at a logical "1" immediately after RESET is removed.		
STRT ROM	Start Up ROM	An output following the execution of the ESUR and DSUR, I/O commands as defined in MIL-STD-1750A. It will be at the logical "1" level after executing ESUR and at the logical "0" level after executing DSUR. Initially, it defaults to a logical "1".		
RDYD	Ready Data	An active high output to be connected to the 5962-87665 input to control the bus cycle termination.		
EX RDY	External Ready Data	An active high input which at logical "O" overrides the internal RDYD generation and forces it to a logical "O".		
EX RDY1	External Ready Data	An active low input which at logical "1" overrides the internal RDYD generation and forces it to a logical "0".		
ME PA ER/ RAM DIS	Memory Parity Error	An active low output indicating a parity error when reading from memory. It becomes an active high output called RAM DISABLE for handshaking with the 5962-89505 when the device is programmed to support EDAC.		
EX AD ER/ SING ERR	Illegal Address Error	An active low output indicating an illegal address error when referencing memory or I/O. It becomes an active high input called SINGLE ERROR for handshaking with the 5962-89505 when the device is programmed to support EDAC		
тс	Terminal Count	An active high output indicating a Bus time out or a watchdog trigger.		
sco-sc4	System Configuration	Inputs (for case outlines U, Y, and Z only) which are buffered onto IBO-IB4 when executing an I/O read from I/O address 8410 (Hex), system configuration.		
GND	Ground	O volts system ground.		
VCC	Power Supply	5 volts ± 10% power supply.		

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88642
		REVISION LEVEL	SHEET 23