

# **CMOS DTMF Integrated Receivers**

#### **FEATURES**

- · Full DTMF receiver
- · Less than 35 mW power consumption
- · Industrial temperature range
- · Uses quartz crystal or ceramic resonators
- · Adjustable acquisition and release times
- 18-pin DIP, 18-pin SOIC, 20 pin PLCC
- CM8870C
  - Power down mode
  - Inhibit mode
- CM8871C
  - Power down mode
  - Buffered oscillator output (OSC 3) to drive other devices
- CM8872C
  - -- Inhibit mode
  - Buffered oscillator output (OSC 3) to drive other devices

#### **GENERAL DESCRIPTION**

The CMD CM8870 provides full DTMF receiver capability by integrating both the bandsplit filter and digital decoder functions into a single 18-pin DIP, SOIC, or 20-pin PLCC package. The CM8870 is manufactured using state-of-the-art CMOS process technology for low power consumption (35mW max.) and precise data handling. The filter section uses a switched capacitor technique for both high and low group filters and dial tone rejection. The CM8870 decoder uses digital counting techniques for the detection and decoding of all 16DTMF tone pairs into a 4-bit code. The CM8870 minimizes external component count by providing an on-chip differential input amplifier, clock generator, and a latched three-state interface bus. The on-chip clock generator requires only a low cost TV crystal or ceramic resonator as an external component.


#### **APPLICATIONS**

- PABX
- · Central office
- · Ceritral Office
  - Mobile radio Te
    - Telephone answering systems

Call limiting

Remote data entry

Remote control • Paging systems





#### Absolute Maximum Ratings: (Note 1)

| Parameter                      | Symbol | Value            |  |  |
|--------------------------------|--------|------------------|--|--|
| Power Supply Voltage (VDD-VSS) | VDD    | 6.0V Max         |  |  |
| Voltage on any Pin             | Vdc    | Vss-0.3, VDD+0.3 |  |  |
| Current on any Pin             | IDD    | 10 mA Max        |  |  |
| Operating Temperature          | TA     | -40°C to +85°C   |  |  |
| Storage Temperature            | TS     | -65°C to +150°C  |  |  |

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### Notes:

 Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

#### DC Characteristics: All voltages referenced to Vss, VDD = 5.0V ±5%, TA = -40°C to +85°C unless otherwise noted.

| Parameter                       |            | Symbol  | Min  | Тур | Max  | Units | Test Conditions          |
|---------------------------------|------------|---------|------|-----|------|-------|--------------------------|
| Operating Supply Voltage        |            | VDD     | 4.75 |     | 5.25 | V     |                          |
| Operating Supply Curr           | rent       | loo     |      | 3.0 | 7.0  | mA    |                          |
| Standby Supply Curre            | nt         | IDDQ    |      |     | 100  | μА    | PD=VDD                   |
| Power Consumption               |            | Po      |      | 15  | 35   | mW    | f=3.579 MHz; VDD=5.0V    |
| Low Level Input Voltag          | <b>у</b> ө | VIL     |      |     | 1.5  | V     | VDD=5.0V                 |
| High Level Input Voltage        |            | VIH     | 3.5  |     |      | ٧     | VDD=5.0V                 |
| Input Leakage Current           |            | liH/liL | •    | 0.1 |      | μА    | VIN=Vss or VDD (Note 11) |
| Pull Up (Source) Current on TOE |            | Iso     |      | 6.5 | 20   | μА    | TOE=0V, VDD=5.0V         |
| Input Impedance, (IN+, IN-)     |            | Rin     | 8    | 10  |      | MΩ    | @ 1KHz                   |
| Steering Threshold Vo           | ltage      | VTst    | 2.2  |     | 2.5  | V     | VDD=5.0V                 |
| Low Level Output Voltage        |            | VOL     |      |     | 0.03 | V     | VDD=5.0V, No Load        |
| High Level Output Voltage       |            | Vон     | 4.97 |     |      | V     | VDD=5.0V, No Load        |
| Output Low (Sink) Current       |            | lOL     | 1.0  | 2.5 |      | mA    | Vout=0.4V                |
| Output High (Source) Current    |            | Юн      | 0.4  | 0.8 |      | mA    | Vout=4.6V                |
| Output Voltage                  | Voce       | VREF    | 2.4  |     | 2.7  | V     | VDD=5.0V, No Load        |
| Output Resistance               | VREF       | Ron     |      | 10  |      | ΚΩ    |                          |

# **Operating Characteristics**: All voltages referenced to Vss, VDD = $5.0V \pm 5\%$ , TA = -40°C to +85°C unless otherwise noted. Gain Setting Amplifier

| Parameter                      | Symbol | Min | Тур | Max  | Units | Test Conditions    |
|--------------------------------|--------|-----|-----|------|-------|--------------------|
| Input Leakage Current          | İIN    |     |     | ±100 | nA    | Vss < Vin < VDD    |
| Input Resistance               | Rin    | 10  |     |      | MΩ    |                    |
| Input Offset Voltage           | Vos    |     |     | ±25  | mV    |                    |
| Power Supply Rejection         | PSRR   | 50  |     |      | dB    | 1KHz (Note 12)     |
| Common Mode Rejection          | CMRR   | 40  |     |      | dB    | -3.0V < VIN < 3.0V |
| DC Open Loop Voltage Gain      | AVOL   | 32  |     |      | dB    |                    |
| Open Loop Unity Gain Bandwidth | fc     | 0.3 |     |      | MHz   |                    |
| Output Voltage Swing           | Vo     | 4.0 |     |      | Vp-p  | RL ≥ 100KΩ to Vss  |
| Tolerable Capacitive Load (GS) | CL     |     |     | 100  | рF    |                    |
| Tolerable Resistive Load (GS)  | RL     |     |     | 50   | ΚΩ    |                    |
| Common Mode Range              | Vcm    | 2.5 |     |      | Vp-p  | No Load            |




AC Characteristics: All voltages referenced to Vss, VDD = 5.0V ±5%, TA = -40°C to +85°C, fcLK = 3.579545 MHz using test circuit (Fig. 1) unless otherwise noted.

| Parameter                       |               | Symbol | Min    | Тур    | Max       | Units | Notes             |
|---------------------------------|---------------|--------|--------|--------|-----------|-------|-------------------|
| Valid Input Signal Levels       |               |        | -29    |        | +1        | dBm   | 1,2,3,4,5,8       |
| (each tone of composite signal) |               |        | 27.5   |        | 869       | mVRMS |                   |
| Positive Twist Accept           |               |        |        |        | 10        | dB    | 2249              |
| Negative Twist Acce             | pt            |        |        |        | 10        | dB    | 2,3,4,8           |
| Freq. Deviation Acce            | pt Limit      |        |        |        | 1.5%±2 Hz | Nom.  | 2,3,5,8,10        |
| Freq. Deviation Reje            | ct Limit      |        | ±3.5%  |        |           | Nom.  | 2,3,5             |
| Third Tone Tolerance            | 3             |        |        | -16    |           | dB    | 2,3,4,5,8,9,13,14 |
| Noise Tolerance                 |               |        |        | -12    |           | dB    | 2,3,4,5,6,8,9     |
| Dial Tone Tolerance             |               |        |        | +22    |           | dB    | 2,3,4,5,7,8,9     |
| Tone Present Detection Time     |               | tDP    | 5      | 8      | 14        | mS    | Refer to          |
| Tone Absent Detecti             | on Time       | tDA    | 0.5    | 3      | 8.5       | mS    | Timing Diagram    |
| Min. Tone Duration              | <b>\ccept</b> | tREC   |        |        | 40        | mS    | (User Adjustable) |
| Max. Tone Duration              | Reject        | tREC   | 20     |        |           | mS    | Times shown are   |
| Min. Interdigit Pause Accept    |               | tiD    |        |        | 40        | mS    | obtained with     |
| Max. Interdigit Pause Reject    |               | too    | 20     |        |           | mS    | circuit in Fig. 1 |
| Propagation Delay (St to Q)     |               | tPQ    |        | 6      | 11        | μS    |                   |
| Propagation Delay (St to StD)   |               | tPStD  |        | 9      | 16        | μS    | TOE = VDD         |
| Output Data Set Up (Q to StD)   |               | tosto  |        | 3.4    |           | μS    |                   |
| Propagation Delay               | Enable        | tPTE   |        | 50     |           | nS    | RL = 10KΩ         |
| (TOE to Q)                      | Disable       | tPTD   |        | 300    |           | nS    | CL = 50pF         |
| Crystal/Clock Frequency         |               | fCLK   | 3.5759 | 3.5795 | 3.5831    | MHz   |                   |
| Clock Output                    | Capacitive    | CLO    |        |        | 30        | pF    |                   |
| (OSC 2) Load                    |               |        |        |        |           |       |                   |

#### Notes:

- dBm = decibels above or below a reference power of 1 mW into a 600 ohm load.
- 2. Digit sequence consists of all 16 DTMF tones.
- 3. Tone duration = 40 mS. Tone pause = 40 mS.
- 4. Nominal DTMF frequencies are used.
- Both tones in the composite signal have an equal amplitude.
- 6. Bandwidth limited (0 to 3 KHz) Gaussian Noise.
- 7. The precise dial tone frequencies are (350 Hz and 440 Hz) ±2%.

- 8. For an error rate of better than 1 in 10,000.
- Referenced to lowest level frequency component in DTMF signal.
- Minimum signal acceptance level is measured with specified maximum frequency deviation.
- 11. Input pins defined as IN+, IN-, and TOE.
- 12. External voltage source used to bias VREF.
- 13. This parameter also applies to a third tone injected onto the power supply.
- 14. Referenced to Figure 1. Input DTMF tone level at -28 dBm.



#### **Explanation of Events**

- A) Tone bursts detected, tone duration invalid, outputs not updated.
- B) Tone #n detected, tone duration valid, tone decoded and latched in outputs.
- End of tone #n detected, tone absent duration valid, outputs remain latched until next valid tone.
- D) Outputs switched to high impedance state.
- E) Tone #n + 1 detected, tone duration valid, ιone decoded and latched in outputs (currently high impedance).
- F) Acceptable dropout of tone #n + 1, tone absent duration invalid, outputs remain latched.
- G) End of tone #n + 1 detected, tone absent duration valid, outputs remain latched until next valid tone.

#### **Explanation of Symbols**

VIN DTMF composite input signal.

ESt Early Steering Output. Indicates detection of valid tone frequencies.

St/GT Steering input/guard time output. Drives external RC timing circuit.

Q1-Q4 4-bit decoded tone output.

StD Delayed Steering Output. Indicates that valid frequencies have been present/absent for the required guard time, thus constituting a valid signal.

TOE Tone Output Enable (input). A low level shifts Q1-Q4 to its high impedance state.

tREC Maximum DTMF signal duration not detected as valid.

trace Minimum DTMF signal duration required for valid recognition.

tiD Minimum time between valid DTMF signals.

tDO Maximum allowable drop-out during valid DTMF signal.

Time to detect the presence of valid DTMF signals.

tDA Time to detect the absence of valid DTMF signals.

tGTP Guard time, tone present.

tGTA Guard time, tone absent.

#### **Functional Description**

The CMD CM8870 DTMF Integrated Receiver provides the design engineer with not only low power consumption, but high performance in a small 18-pin DIP, SOIC or 20-pin PLCC package configuration. The CM8870's internal architecture consists of a bandsplit filter section which separates the high and low tones of the received pair, followed by a digital decode (counting) section which verifies both the frequency and duration of the received tones before passing the resultant 4-bit code to the output bus.

#### **Filter Section**

Separation of the low-group and high-group tones is achieved by applying the dual-tone signal to the inputs of two 9th-order switched capacitor bandpass filters. The bandwidths of these filters correspond to the bands enclosing the low-group and high-group tones (See Figure 3). The filter section also incorporates notches at 350 Hz and 440 Hz which provides excellent dial tone rejection. Each filter output is followed by a single-order switched capacitor section which smooths the signals prior to limiting. Signal limiting is performed by high-gain comparators. These comparators are provided with a hysteresis to prevent detection of unwanted low-level signals and noise. The outputs of the comparators provide full-rail logic swings at the frequencies of the incoming tones.

#### **Decoder Section**

The CM8870 decoder uses a digital counting technique to determine the frequencies of the limited tones and to verify that these tones correspond to standard DTMF frequencies. A complex averaging algorithm is used to protect against tone simulation by extraneous signals (such as voice) while providing tolerance to small frequency variations. The averaging algorithm has been developed to ensure an optimum combination of immunity to "talk-off" and tolerance to the presence of interfering signals (third tones) and noise. When the detector recognizes the simultaneous presence of two valid tones (known as "signal condition"), it raises the "Early Steering" flag (ESt). Any subsequent loss of signal condition will cause ESt to fall.

#### Steering Circuit

Before the registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as "character-recognition-condition"). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes Vc (See Figure 4) to rise as the capacitor discharges. Providing signal condition is maintained (ESt remains high) for the validation period (tGTP), Vc reaches the threshold (VTst) of the steering logic to register the tone pair, thus latching its corresponding 4-bit code (See Figure 2) into the output latch. At this point, the GT output is activated and drives Vc to VDD. GT continues to drive high as long as ESt remains high. Finally, after a short delay to allow the output latch to settle, the "delayed steering" output flag (StD) goes high, signaling that a received tone pair has been registered. The contents of the output latch are made available on the 4bit output bus by raising the three-state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop outs)

too short to be considered a valid pause. This capability, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

In situations which do not require independent selection of receive and pause, the simple steering circuit of Figure 4 is applicable. Component values are chosen according to the following formula:

tREC = tDP + tGTP

tgTP ≈ 0.67 RC

The value of tDP is a parameter of the device and tREC is the minimum signal duration to be recognized by the receiver. Avalue for C of 0.1 uF is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a tREC of 40 milliseconds would be 300K. A typical circuit using this steering configuration is shown in Figure 1. The timing requirements for most telecommunication applications are satisfied with this circuit. Different steering arrangements may be used to select independently the guard-times for tone-present (tGTP) and tone absent (tGTA). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigit pause.

Guard time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity. Increasing tREC improves talk-off performance, since it reduces the probability that tones simulated by speech will maintain signal condition for long enough to be registered. On the other hand, a relatively short tREC with a long tDO would be appropriate for extremely noisy environments where fast acquisition time and immunity to drop-outs would be requirements. Design information for guard time adjustment is shown in Figure 5.

#### **Input Configuration**

The input arrangement of the CM8870 provides a differential input operational amplifier as well as a bias source (VREF) which is used to bias the inputs at mid-rail.

Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain.

In a single-ended configuration, the input pins are connected as shown in Figure 1 with the op-amp connected for unity gain and VREF biasing the input at 1/2 VDD. Figure 6 shows the differential configuration, which permits the adjustment of gain with the feedback resistor R5.

#### **Clock Circuit**

The internal clock circuit is completed with the addition of a standard color burst crystal or ceramic resonator having a resonant frequency of 3.579545 MHz. The CM8871C and CM8872C have a buffered oscillator output (OSC3) that can be used to drive clock inputs of other devices such as a microprocessor or other CM887X's as shown in Figure 7. The CM8870C has no OSC3 pin (except for the PLCC package version), however multiple CM8870C's can be connected as shown in Figure 8 such that only one crystal or resonator is required.



#### **Pin Function Table**

| Name  | Description  |  |  |  |  |  |  |  |  |  |
|-------|--|--|--|--|--|--|--|--|--|--|
| IN+   | Non-inverting input  | Pagastions to the first and differential amplifier                                       |  |  |  |  |  |  |  |  |
| IN-   | Inverting input  | Connections to the front-end differential amplifier                                      |  |  |  |  |  |  |  |  |
| GS    | Gain Select. Gives access to output of front-end differential amplifier for connection of feedback resistor.   |  |  |  |  |  |  |  |  |  |
| VREF  | Reference voltage o  | utput (nominally VDD/2). May be used to bias the inputs at mid-rail.                     |  |  |  |  |  |  |  |  |
| INH   | Inhibits detection of  | tones representing keys A,B,C,D.   |  |  |  |  |  |  |  |  |
| OSC 3 | Digital buffered oscillator output.  |  |  |  |  |  |  |  |  |  |
| PD    | Power down Logic high powers down the device and inhibits the oscillator                                       |  |  |  |  |  |  |  |  |  |
| OSC 1 | Clock input  | 3.579545 MHz crystal connected between these pins completes internal oscillator.         |  |  |  |  |  |  |  |  |
| OSC 2 | Clock output   | 3.575545 MITZ Crystal connected between these pins completes internal oscillato          |  |  |  |  |  |  |  |  |
| Vss   | Negative power supply (Normally connected to 0V).  |  |  |  |  |  |  |  |  |  |
| TOE   | Three-state output enable (input). Logic high enables the outputs Q1-Q4. Internal pull-up.                     |  |  |  |  |  |  |  |  |  |
| Qı    | •  |  |  |  |  |  |  |  |  |  |
| Q2    | Three-state outputs. When enabled by TOE, provides the code corresponding to the last valid tone pair          |  |  |  |  |  |  |  |  |  |
| Qз    | received. (See Fig. 2.)  |  |  |  |  |  |  |  |  |  |
| Q4    |  |  |  |  |  |  |  |  |  |  |
| StD   | Delayed steering output. Presents a logic high when a received tone pair has been registered and the output    |  |  |  |  |  |  |  |  |  |
|       | latch is updated. Returns to logic low when the voltage on St/GT falls below VTst.                             |  |  |  |  |  |  |  |  |  |
| ESt   | Early steering output. Presents a logic high immediately when the digital algorithm detects a recognizable     |  |  |  |  |  |  |  |  |  |
|       | tone pair (signal con  | dition). Any momentary loss of signal condition will cause ESt to return to a logic low. |  |  |  |  |  |  |  |  |
| St/GT | Steering input/guard time output (bidirectional). A voltage greater than VTSI detected at St causes the device |  |  |  |  |  |  |  |  |  |
|       | to register the detect   | ted tone pair and update the output latch. A voltage less than VTs: frees the device to  |  |  |  |  |  |  |  |  |
|       | accept a new tone pair. The GT output acts to reset the external steering time constant, and its state is a    |  |  |  |  |  |  |  |  |  |
|       | function of ESt and the voltage on St. (See Fig. 2.)   |  |  |  |  |  |  |  |  |  |
| Vpo   | Positive power supply  |  |  |  |  |  |  |  |  |  |

FLOW FHIGH

KEY


TOE

Q4

Q<sub>3</sub>

Q2

Q<sub>1</sub>




Н Н Н Н Н H Н Н Н H Н Н # H A В Н C Н Н D ANY L = Logic Low, H = Logic High, Z = High Impedance

Figure 1. Single Ended Input Configuration

Figure 2. Functional Decode Table








Figure 3. Typical Filter Characteristic

Figure 4. Basic Steering Circuit




Figure 5. Guard Time Adjustment




Figure 6. Differential Input Configuration




Figure 7. CM8871C/CM8872C Crystal Connection




Figure 8. CM8870C Crystal Connection

