


DESCRIPTION:

The DPS256X32L/DPS256X32W/DPS256X32WA is a 256K x 32 high density, high-speed Static Random Access Memory (SRAM) module, intended for high performance computers and digital signal processing applications. The DPS256X32L/DPS256X32W/DPS256X32WA is comprised of eight 256K x 4 devices surface mounted on an epoxy laminate substrate.

FEATURES:


- 256K X 32, 512K x 16 or 1M x 8 Configuration
- High Speed: 12*, 15, 17, 20, 25, 35ns
- All Inputs and Outputs TTL Compatible
- Fully Static Operation;
 No Clock or Refresh Required
- Equal Read Access and Write Cycle Time
- Packages: 64-Pin ZIP
 64-Pin SIMM
 64-Pin Angled SIMM




* Contact factory for availability.

PIN NAMES	
A0 - A17	Address Inputs
I/O0 - I/O31	Data In/Out
CE0 - CE3	Chip Enables
DID0 / DID1	Density I.D. Pins
OE	Output Enable
WE	Write Enable
VDD	Power (+ 5V)
VSS	Ground

FUNCTIONAL BLOCK DIAGRAM





TRUTH TABLE

Mode	CEn	WE	OE	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
DOUT Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	DOUT	Active
Write	L	L	X	DIN	Active

H = HIGH L = LOW X = Don't Care

RECOMMENDED OPERATING RANGE ²

Symbol	Characteristic	Min.	Typ.	Max.	Unit
VDD	Supply Voltage	4.5	5.0	5.5	V
VIH	Input HIGH Voltage	2.2		VDD+0.3	V
VIL	Input LOW Voltage	-0.5 ³		0.8	V
TA	Operating Temp.	0	+25	+70	°C

ABSOLUTE MAXIMUM RATINGS ⁴

Symbol	Parameter	Max.	Unit
TSTC	Storage Temperature	-40 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
VDD	Supply Voltage ²	-0.5 to +7.0	V
VID	Input/Output Voltage ²	-0.5 to VDD +0.5	V

DC OUTPUT CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
VIH	HIGH Voltage	IOH = -4.0mA	2.4	-	V
VIL	LOW Voltage	IOL = 8.0mA		0.4	V

CAPACITANCE ⁵: TA = 25°C, F = 1.0MHz

Symbol	Parameter	Max.	Unit	Condition
CADR	Address Input	50	pF	VIN = 0V
CCE	Chip Enable	25		
CWE	Write Enable	60		
COE	Output Enable	60		
CIO	Data Input/Output	20		

DC OPERATING CHARACTERISTICS: Over operating ranges


Symbol	Characteristics	Test Conditions	COMMERCIAL		Unit
			Min.	Max.	
IIN	Input Leakage Current	VIN = 0V to VDD	-40	+40	µA
IOUT	Output Leakage Current	VIO = 0V to VDD, CEn = VIH	-10	+10	µA
ICC	Operating Supply Current	CEn = VIL, f = max., IOUT = 0mA	15ns-35ns	1440	mA
			12ns*	1760	
ISB1	Full Standby Supply Current	VIN ≥ VDD -0.2V or VIN ≤ VSS +0.2V, CEn ≥ VDD -0.2, f = 0mHz		80	mA
ISB2	Standby Current	CEn = VIH, f = max.		480	mA
VOL	Output Low Voltage	IOUT = 8.0mA		0.4	V
VOH	Output High Voltage	IOUT = -4.0mA	2.4		V

* Contact factory for availability.

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns *
Input and Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Figure 1. Output Load
** Including Probe and Jig Capacitance.







Output Load		
Load	CL	Parameters Measured
1	30pF	except tCLZ, tCHZ, tWHZ, tOW, tOLZ and tOHZ
2	5pF	tCLZ, tCHZ, tWHZ, tOW

AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges															
No.	Symbol	Parameter	12ns†		15ns		17ns		20ns		25ns		35ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	12		15		17		20		25		35		ns
2	t _{AA}	Address Access Time		12		15		17		20		25		35	ns
3	t _{ACS}	Chip Enable Access Time		12		15		17		20		25		35	ns
4	t _{CLZ}	Chip Enable to Output in LOW-Z ^{5,7}	3		3		5		5		5		5		ns
5	t _{OE}	Output Enable to Output Valid		6		7		8		10		13		15	ns
6	t _{OLZ}	Output Enable to Output in LOW-Z ^{5,7}	0		0		0		0		0		0		ns
7	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{5,7}	0	6	0	7	0	8	0	12	0	15	0	15	ns
8	t _{OHZ}	Output Enable to Output in HIGH-Z ^{5,7}	0	6	0	7	0	7	0	10	0	10	0	20	ns
9	t _{OH}	Output Hold from Address Change	3		3		5		5		5		5		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁸															
No.	Symbol	Parameter	12ns†		15ns		17ns		20ns		25ns		35ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	12		15		17		20		25		35		ns
12	t _{CW}	Chip Enable to End of Write	10		12		14		17		20		30		ns
11	t _{AW}	Address Valid to End of Write	10		12		14		17		20		30		ns
13	t _{AS}	Address Set-up Time ‡	0		0		0		0		0		0		ns
14	t _{WP}	Write Pulse Width	10		11		14		16		20		30		ns
15	t _{WR}	Write Recovery Time	0		0		2		3		3		3		ns
16	t _{WHZ}	Write Enable to Output in HIGH-Z ^{5,7}	0	6	0	7	0	7	0	8	0	10	0	15	ns
17	t _{DW}	Data to Write Time Overlap	6		7		9		12		15		20		ns
18	t _{DH}	Data Hold Time from Write Time	0		0		0		0		0		0		ns
19	t _{OW}	Output Active from End of Write ^{5,7}	0		0		5		5		5		5		ns

† Contact factory for availability.
‡ Valid for both Read and Write Cycles.









NOTES:

1. The DID0 and DID1 pins are used to identify memory density when other density versions of the JEDEC STD module can be installed in the same socket.
2. All voltages are with respect to V_{SS} .
3. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
4. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
5. This parameter is guaranteed and not 100% tested.
6. Transition is measured at the point of $\pm 500mV$ from steady state voltage.
7. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
8. The outputs are in a high impedance state when \overline{WE} is LOW.

ORDERING INFORMATION



MECHANICAL DRAWINGS



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1431

(714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>