DPZ2MX8A3

2 MEG X 8 FLASH EEPROM DENSE-STACK MODULE


PRELIMINARY

DESCRIPTION:

The DPZ2MX8A3 "DENSE-STACK" module is a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate. It offers 16 Megabits of FLASH EEPROM in a single package envelope of .990" x .540" x .828".


The DPZ2MX8A3 is built with eight stacked SLCC packages each containing two 128K x 8 FLASH memory devices. Each SLCC is hermetically sealed making the module suitable for commercial, industrial and military applications.

By using SLCCs, the "Dense-Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount, module, or most hybrid techniques.



FEATURES:

- Organization: 2Meg x 8
- Fast Access Times: 120*, 150, 170, 200, 250ns (max.)
- Fully Static Operation
 - No clock or refresh required
- TTL Compatible Inputs and Outputs
- Common Data Inputs and Outputs
- Automatic Erase Function
 - Reduces CPU overhead
- 10,000 Erase/Program Cycles (min.)
- 50 Pin PGA "DENSE-STACK" Package
- Available in commercial only.



			PIN-O	UT DIA	GRAM		F	PIN NAMES
	Α	В	С	D	E	(TOP VIEW)	A0 - A16	Address Inputs
1	CE1	CE5	CE6	CE4	CE2	ABCDE	1/00-1/07	Data Input/Output
2 3	VSS N.C.	33 32 32 32				10000	CEO - CE15	Chip Enables
4	A14	A12	A7	A8	A13	300000	WE	Write Enable
5	A6	A5	ŌĒ	A11	A9	4 00000 5 00000	Œ	Output Enable
6	A4	A3	A2	CEØ	A10	600000		Programming Voltage
7	A1	AØ	CE12	CE14	CE15	700000	V _{PP}	(+12.5V)
8	CE13	CE11	CE9	CE8	CE1Ø	800000		
9	VSS	1/01	1/03	1/05	VDD	900000	V _{DD}	Power (+5V)
10	1/00	1/02	1/04	1/06	1/07	100000	Vss	Ground

30A073-00 REV. C

DEVICE OPERATION:

The FLASH devices are electrically erasable and programmable memories that function similarly to an EPROM device, but can be erased without being removed from the system and exposed to ultraviolet light. Each 128K x 8 device can be erased individually eliminating the need to re-program the entire module when partial code changes are required.

READ:

With VPP = 0V to VDD (VPPLO), the devices are read-only memories and can be read like a standard EPROM. By selecting the device to be read (see Truth Table and Functional Block Diagram), the data programmed into the device will appear on the appropriate I/O pins.

When Vpp=+12.5V±0.5V (VppH), reads can be accomplished in the same manner as described above but must be preceded by writing 00H to the command register prior to reading the device. When Vpp is raised to VppH the contents of the command register default to 00H and remain that way until the command register is altered.

STANDBY:

When the appropriate CE's are raised to a logic-high level, the standby operation disables the FLASH devices reducing the power consumption substantially. The outputs are placed in a high-impedance state, independent of the OE input. If the module is deselected during programming, erasure, or autoerase, the device upon which the operation was being performed will continue to draw active current until the operation is completed.

PROGRAM:

The programming and erasing functions are accessed via the command register when high voltage is applied to Vpp. The contents of the command register control the functions of the memory device (see Command Definition Table).

The command register is not an addressable memory location. The register stores the address, data, and command information required to execute the command. When Vpp = Vpplo the command register is reset to 00H returning the device to the read-only mode.

The command register is written by enabling the device upon which that the operation is to be performed (see Functional Block Diagram). While the device is enabled bring WE to a logic-low (VIL). The address is latched on the falling edge of WE and data is latched on the rising edge of WE. Programming is initiated by writing 40H (program setup command) to the command register. On the next falling edge of WE the address to be programmed will be latched, followed by the data being latched on the rising edge of WE (see AC Operating and Characteristics Table).

PROGRAM VERIFY:

The FLASH devices are programmed one location at a time. Each location may be programmed sequentially or at random. Following each programming operation, the data written must be verified.

To initiate the program-verify mode, C0H must be written to the command register of the device just programmed. The programming operation is terminated on the rising edge of WE. The program-verify command is then written to the command register.

After the program-verify command is written to the command register, the memory device applies an internally generated margin voltage to the location just written. After waiting 6µs the data written can be verified by doing a read. If true data is read from the device, the location write was successful and the next location may be programmed.

If the device fails to verify, the program/verify operation is repeated up to 20 times.

ERASE:

The erase function is a command-only operation and can only be executed while Vpp = Vpp+II.

To setup the chip-erase, 20H must be written to the command register. The chip-erase is then executed by once again writing 20H to the command register (see AC Operating and Characterstics Table).

To ensure a reliable erasure, all bits in the device to be erased should be programmed to their charged state (data = 00H) prior to starting the erase operation. With the algorithm provided, this operation should take approximately 8 seconds (typ.).

ERASE VERIFY:

The erase operation erases all locations in the device selected in parallel. Upon completion of the erase operation, each location must be verified. This operation is initiated by writing AOH to the command register. The address to be verified must be supplied in order to be latched on the falling edge of WE.

The memory device internally generates a margin voltage and applies it to the addressed location. If FFH is read from the device, it indicates the location is erased. The erase/verify command is issued prior to each location verification to latch the address of the location to be verified. This continues until FFH is not read from the device or the last address for the device being erased is read.

If FFH is not read from the location being verified, an additional erase operation is performed. Verification then resumes from the last location verified. Once all locations in the device being erased are verified, the erase operation is complete. The verify opertation should now be terminated by writing a valid command such as program set-up to the command register.

AUTOMATIC ERASE:

An automatic erase function is also available eliminating the need to program all locations to 00H or do an erase verify. The automatic erase will program all locations to 00H and do a continuous erase/verify until all locations in the device are erased.

To setup the chip-erase, 30H must be written to the command register. The chip-erase is then executed by once again writing 30H to the command register (see AC Operating Characteristics Table).

To determine if the automatic erase cycle is complete, the most-significant I/O pin for the device being erased (I/O7) is read. If the data on this bit = 0 the cycle is not complete. The erase cycle is complete when the data = 1 on I/O7 for the device being erased.

DESIGN CONSIDERATIONS:

VPP traces should use trace widths and layout considerations comparable to that of the VDD power bus. The VPP supply traces should also be decoupled to help decrease voltage spikes.

Power-up sequencing should be such that VPP doesn't go above VDD + 2.0V before VDD reaches a steady state voltage, while on power-down VPP should be below VDD + 2.0V before VDD is lowered.

It is recommended that a 4.7 µF to 10 µF electrolytic capacitor be placed near the memory module connected across V_{DD} and V_{SS} for bulk storage. Decoupling capacitors should also be placed near the module, connected across V_{PP} and V_{SS}.

	Bus	First Bus Cycle			S	econd Bus Cycle	<u> </u>	
COMMAND	Cycles Req'd	Operation	Address	Data	Operation	Address	Data	
Read Memory	1	Write	х	00H	•	•	•	
Setup Erase / Erase	2	Write	X	20H	Write	x	20H	
Erase Verify	2	Write	EA	A0H	Read	х	EVD	
Setup Autoerase / Autoerase	2	Write	х	30H	Write	х	30H	
Setup Program / Program	2	Write	X	40H	Write	PA	PD	
Program Verify	2	Write	X	C0H	Read	х	PVD	
Reset	2	Write	х	FFH	Write	х	FFH	

EA - Address to Verify

EVD - Data Read from Location EA

PA - Address to Program

PD = Data to be Programmed at Location PA

PVA = Data to be Read from Location PA at Program Verify

			TRUTHT	ABLE			
MODE	DESCRIPTION	<u>CE</u> n	WE	OE .	Vpp	I/O Pins	Supply Current
	Not Selected	н	Х	x	VPPLO	High-Z	Standby
READ ONLY	Output Disable	L	H	H	VPPLO	High-Z	Active
O, LE.	Read	L	H	L	VPPLO	DOUT	Active
	Not Selected	н	х	x	Vppis	High-Z	Standby
COMMAND	Output Disable	L	н	Н	VPPH	High-Z	Active
PROGRAM	Read	L	Н	Ł	Vppre	DOUT	Active
	Write	L	L	Н	Vppra	DIN	Active

30A073-00 REV. C

R	RECOMMENDED OPERATING RANGE ¹											
Symbol	Characteristic	Min.	Тур.	Max.	Unit							
V _{DD}	Supply Voltage	4.5	5.0	5.5	V							
VPP	Programming Voltage ²	12.0	12.5	13.0	V							
VIL	Input LOW Voltage	-0.33		0.8	٧							
ViH	Input HIGH Voltage	2.2		V _{DD} +1.0	٧							
TA	Operating Temp.	-55	+25	+125	°C							

CAPACITANCE 5: T _A = 25°C, F = 1.0MHz									
Symbol	Parameter	Max.	Unit	Condition					
CADR	Address Input	100							
CcE	Chip Enable	25							
CWE	Write Enable	100	рF	VIN3 - 0V					
COE	Output Enable	100	-						
G/0	Data Input/Output	140		1					

ABSOLUTE MAXIMUM RATINGS 4										
Symbol	Parameter	Value	Unit							
Tstc	Storage Temperature	-65 to +150	•c							
TBIAS	Temperature Under Bias	-55 to +125	•c							
V _{1/O}	Input/Output Voltage 1	-0.6 to +7.0 ³	V							
V _{PP}	V _{PP} Supply Voltage ¹ During Erase/Program	-0.6 to +14.0	V							
V _{DD}	Supply Voltage ¹	-0.6 to +7.0	V							


DC OUTPUT CHARACTERISTICS											
Symbol	Parameter	Conditions	Min.	Max.	Unit						
Vон	HIGH Voltage	Іон= -400µ∧	2.4	-	V						
Vol	LOW Voltage	lo∟=2.1mA	-	0.45	V						

	DC OPERATIN	G CHARACTERISTICS: Over ope	rating ran	ges		
C L .1			TYP.	Lin		
Symbol	Characteristics	Test Conditions	(*)	Min.	Max.	Unit
lin	Input Leakage Current	V _{IN} = 0V to V _{DD}	-	-30	+30	μА
lout	Output Leakage Current	$V_{VO} = 0V$ to V_{DD} , \overrightarrow{CE} or $\overrightarrow{OE} = V_{IH}$, or $\overrightarrow{WE} = V_{IL}$	-	-30	+30	μ∧
łcc1	Active Supply Current	CE = Vii, Vin = Vii or Vin, lout = 0mA, f = 0MHz	20		30	mΑ
lcc2	Operating Supply Current	CE = V _{II} , V _{IN} = V _{II} or V _{IH} , lout = 0mA, f = 8MHz	40		65	mΑ
lcc3	Voo Programming Current	Programming in Progress	15		35	mA
Icc4	V _{DD} Erase Current	Erasure in Progress	25		55	mΑ
İsaı	Standby Current (TTL)	CE = VIH	1		16	mΛ
lse ₂	Full Standby Supply Current (CMOS)	CE = V _{DD} -0.2V			3.2	mΑ
IPPS	V _{PP} Leakage Current	Vpp = VppLO			320	μΛ
lpp1	Vpp Read Current	Vpp ≈ Vpp+s			20	mΑ
lpp2	Vpp Programming Current	Vpp = Vpp+4, Programming in Progress	8		50	mA
ipp)	Vpp Erase Current	Vpp = Vpp+1, Erasure in Progress	40		100	mΛ

Typical measurements made at +25°C, Cycle = min., V_{DD} = 5.0V.


AC TEST CONDITIONS								
Input Pulse Levels	0V to 3.0V							
Input Pulse Rise and Fall Times	5ns							
Input and Output Timing Reference Levels	1.5∨							
Output Timing Reference Levels Durring Verify	0.8 and 2.4V							


	OUTPUT LOAD									
Load	Load CL Parameters Measured									
1	100 pF	except tor								
2	30 pF	tor								





	AC O	PERATING CONDITIONS AND CHARAC	TERISTI	CS - I	READ	CYO	CLE:	Over	ope	ratin	g ran	ges	
No.	Symbol	Parameter	-120		-150		-170		-200		-250		Unit
. 10. 371110	Symbol	i arameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Cint
1	t CE	Chip Enable Access Time		120		150		170		200		250	ns
2	tacc	Address Access Time		120		150		170		200		250	ns
3	toe	Output Enabe Access Time		60		70		75		80		90	ns
4	to _F	Output Disable to Output in HIGH-Z 5, 6	0	40	0	50	0	55		60		70	ns
5	tон	Output Hold from Address Change	5		5		5		5		5		ns


	AC OP	ERATING CONDITIONS AND CHARACTER	ISTIC	CS - V	VRIT	E CY	CLE:	Ove	r ope	ratin	g ran	iges	
No.	Symbol	Parameter	_	20		50		70		200		50	Unit
	-,	V	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
6	tcwc	Write Cycle Time	120		150		170		200		250		ns
7	tas	Address Setup Time	0		0		0		0		0		กร
8	tah	Address Hold Time	60		60		60		60		60		ns
9	lDs	Data Setup Time	50		50		50		50		50		ns
10	фн	Data Hold Time	10		10		10		10		10		ns
11	tces	Chip Enable Setup Time	0		0		0		0		0		ns
12	tceh	Chip Enable Hold Time	15		15		15		15		15		ns
13	tvps	Vpp Setup Time 7, 8	100		100		100		100		100		ns
14	tvph	V _{PP} Hold Time ^{7, 8}	100		100		100		100		100		ns
15	twep	Write Enable Pulse Width	70		70		80		80		90		ns
16	twen	Write Enable Pulse Width HIGH Time	20		20		20		20		20		ns
17	t _{OEWS}	Output Enable Setup Time before Command Programming	0		0		0		0		0		ns
18	toers	Output Enable Setup Time before Verify	6		6		6		6		6		μs
19	ŧνΑ	Verify Access Time		120		150		170		200		250	ns
20	toeps	Output Enable Setup Time before Status Polling	20		20		20		20		20		ภร
21	tspa	Status Polling Access Time		120		150		170		200		250	ns
22	tppw	Standby Time before Programming	25		25		25		25		25		μs
23	ter	Standby Time in Erase	11		11		11		11		11		ms
24	LAET	Total Erase Time in Autoerase 9	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	S













NOTES:


- 1. All voltages are with respect to Vss.
- When operating device at temperatures less than 0°C (-55°C to 0°C) (VPP must be at 7.4 Vdc above VDD durring Program/Erase functions.
- 3. -2.0V min. for pulse width less than 20ns (Vit min. = -0.6V at DC level).
- 4. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. This parameter is guaranteed and not 100% tested.
- 6. Transition is measured at the point of ±500mV from steady state voltage.
- 7. Vcc must be applied before Vpp and removed after Vpp.
- 8. Vpp must not exceed 14V, including overshoot.
- 9. The total erase times shown are for one (1) 128Kx8 device, to erase the entire module would be 16x the times shown.







Dense-Pac Microsystems, Inc.

DPZ2MX8A3







Dense-Pac Microsystems, Inc.

7321 Lincoln Way ◆ Garden Grove, California 92641-1428 (714) 898-0007 ◆ (800) 642-4477 (Outside CA) ◆ FAX: (714) 897-1772