



**Features**

- Fully decoded, 16 word x 4-bit high-speed CMOS RAMs
- Inverting outputs CY7C189
- Non-inverting outputs CY7C190
- High speed
  - 15 ns and 25 ns (commercial)
  - 25 ns (military)
- Low power
  - 303 mW at 25 ns
  - 495 mW at 15 ns
- Power supply 5V ± 10%
- Advanced high-speed CMOS processing for optimum speed/power product
- Capable of withstanding greater than 2001V static discharge

- Three-state outputs
- TTL-compatible interface levels

**Functional Description**


The CY7C189 and CY7C190 are extremely high performance 64-bit static RAMs organized as 16 words by 4 bits. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and three-state outputs. The devices are provided with inverting (CY7C189) and non-inverting (CY7C190) outputs.

Writing to the device is accomplished when the chip select ( $\overline{CS}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the four data inputs ( $D_0$  through  $D_3$ ) is written into the memory location specified on the address pins ( $A_0$  through  $A_3$ ). The outputs are preconditioned such that

the correct data is present at the data outputs ( $O_0$  through  $O_3$ ) when the write cycle is complete. This precondition operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading the device is accomplished by taking chip select ( $\overline{CS}$ ) LOW, while write enable ( $\overline{WE}$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the four output pins ( $O_0$  through  $O_3$ ) in inverted (CY7C189) or non-inverted (CY7C190) format.

The four output pins remain in high-impedance state when chip select ( $\overline{CS}$ ) is HIGH or write enable ( $\overline{WE}$ ) is LOW.



**Selection Guide**

		7C189-15 7C190-15	7C189-25 7C190-25
Maximum Access Time (ns)	Commercial	15	25
	Military		25
Maximum Operating Current (mA)	Commercial	90	55
	Military		70

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	- 65°C to +150°C
Ambient Temperature with Power Applied .....	- 55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) .....	- 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State .....	- 0.5V to +7.0V
DC Input Voltage .....	- 3.0V to +7.0V

Output Current, into Outputs (Low) .....	10 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015) .....	> 2001V
Latch-Up Current .....	> 200 mA

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Military <sup>[1]</sup>	- 55°C to +125°C	5V ± 10%

### Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameters	Description	Test Conditions	7C189-15 7C190-15		7C189-25 7C190-25		Units
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 5.2 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16.0 mA		0.45			V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		- 3.0	0.8	- 3.0	0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	- 10	+10	- 10	+10	μA
V <sub>CD</sub>	Input Diode Clamp Voltage		Note 3		Note 3		
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	- 40	+40	- 40	+40	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[4]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		- 90		- 90	mA
I <sub>OS</sub>	Power Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Com'l	90		55	mA
			Mil			70	mA



### Capacitance<sup>[5]</sup>

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	7	pF
C <sub>OUT</sub>	Output Capacitance		7	pF

#### Notes:

1. T<sub>A</sub> is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. The CMOS process does not provide a clamp diode. However these devices are insensitive to - 3V DC input levels and - 5V undershoot pulses of less than 5 ns (measured at 50% points).
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**



Equivalent to: THEVENIN EQUIVALENT  
 OUTPUT ——— 92Ω ——— 1.92V

C189-6

**Switching Characteristics Over the Operating Range<sup>[2,6]</sup>**


Parameters	Description	7C189-15 7C190-15		7C189-25 7C190-25		Units
		Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>						
$t_{RC}$	Read Cycle Time	15		25		ns
$t_{AA}$	Address to Data Valid <sup>[7]</sup>		15		25	ns
$t_{ACS}$	$\overline{CS}$ LOW to Data Valid <sup>[7]</sup>		12		15	ns
$t_{HZCS}$	$\overline{CS}$ HIGH to High Z <sup>[8, 9]</sup>		12		15	ns
$t_{LZCS}$	$\overline{CS}$ LOW to Low Z		12		15	ns
$t_{OHA}$	Data Hold from Address Change	5		5		
<b>WRITE CYCLE<sup>[10, 11]</sup></b>						
$t_{WC}$	Write Cycle Time	15		20		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[8, 9]</sup>		12		20	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z		12		20	ns
$t_{AWE}$	$\overline{WE}$ HIGH to Data Valid <sup>[7]</sup>		12		20	ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	15		20		ns
$t_{SD}$	Data Set-Up to Write End	15		20		ns
$t_{HD}$	Data Hold from Write End	0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		ns
$t_{HA}$	Address Hold from Write End	0		0		ns

**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, output loading of the specified  $I_{OL}/I_{OH}$ , and 30-pF load capacitance.
- $t_{AA}$ ,  $t_{ACS}$ , and  $t_{AWE}$  are tested with  $C_L = 30$  pF as in part (a) of AC Test Loads. Timing is referenced to 1.5V on the inputs and outputs.
- Transition is measured at steady state HIGH level - 500 mV or steady state LOW level + 500 mV on the output from 1.5V level on the input.
- $t_{HZCS}$  and  $t_{HZWE}$  are tested with  $C_L = 5$  pF as in part (b) of AC Test Loads.
- Output is preconditioned to data in (inverted or non-inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.)
- The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate the write.


## Switching Waveforms

### Read Cycle



C189-7

### Write Cycle [12, 13]











C189-8

#### Notes:

12. All measurements referenced to 1.5V.  
 13. Timing diagram represents one solution which results in optimum cycle time. Timing may be changed in various applications as long as the worst case limits are not violated.

14. Transition is measured at steady state HIGH level - 500 mV or steady state LOW level + 500 mV on the output from 1.5V level on the input.

Typical DC and AC Characteristics



**Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
15	CY7C189-15PC	P1	Commercial
	CY7C189-15DC	D2	
	CY7C189-15LC	L61	
25	CY7C189-25PC	P1	Commercial
	CY7C189-25DC	D2	
	CY7C189-25LC	L61	
	CY7C189-25DMB	D2	Military
	CY7C189-25LMB	L61	

Speed (ns)	Ordering Code	Package Type	Operating Range
15	CY7C190-15PC	P1	Commercial
	CY7C190-15DC	D2	
	CY7C190-15LC	L61	
25	CY7C190-25PC	P1	Commercial
	CY7C190-25DC	D2	
	CY7C190-25LC	L61	
	CY7C190-25DMB	D2	Military
	CY7C190-25LMB	L61	

**2**
**SRAMS**
**MILITARY SPECIFICATIONS**
**Group A Subgroup Testing**
**DC Characteristics**

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL Max.</sub>	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

**Switching Characteristics**

Parameters	Subgroups
<b>READ CYCLE</b>	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>ACS</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>AWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11

Document #: 38-00039-B