# XRD9853/XRD98L53



CCD Image Digitizers with CDS, PGA, and 10-bit A/D

September 1998-2

#### **FEATURES**

- 10-Bit Resolution ADC
- 18MHz Sampling Rate
- Correlated Double Sampling (CDS)
- Programmable Gain from 6dB to 38dB (PGA)
- Digital Offset-Calibration
- CCD Black Level Offset Compensation
- CDS Clocks Can Sample Rising Edge or Falling Edge
- Single 5V or 3.0V Power Supply
- Low Power for Battery Applications:

XRD9853: 250mW @  $V_{DD} = 5.0V$ XRD98L53: 120mW @  $V_{DD} = 3.0V$ 

- 50μA Typ Current in Stand By Mode
- 3-State Digital Outputs
- ESD Protection to Over 4000V

#### **APPLICATIONS**

- Digital Video Camcorders
- Digital Still Cameras
- PC Video Teleconferencing
- Digital Copiers
- Infrared Image Digitizers
- CCD/CIS Imager Interface

#### **GENERAL DESCRIPTION**

The XRD9853/XRD98L53 are complete CCD Image Digitizers for digital cameras. The products include a high bandwidth differential Correlated Double Sampler (CDS), 8-bit digitally Programmable Gain Amplifier (PGA), 10-bit Analog-to-Digital Converter (ADC) and digital black level auto-calibration circuitry.

The Correlated Double Sampler (CDS) subtracts the CCD output signal black level from the video level. Common mode signal noise and power supply noise are rejected by the differential CDS input stage. CDS inputs are designed to be used either differential or single-ended.

The auto calibration circuit compensates for any internal offset of the XRD9853/XRD98L53 as well as black level offset from the CCD.

The PGA is digitally controlled with 8-bit resolution on a linear dB scale, resulting in a gain range of 6dB to 38dB with 0.125dB per LSB of the gain code.

The PGA and black level auto-calibration are controlled through a simple 3-wire serial interface. The timing circuitry is designed to enable users to select a wide variety of available CCD and image sensors for their applications.

The XRD9853/XRD98L53 has direct access to the PGA output and ADC input through the pin TESTVIN.

The XRD9853/XRD98L53 are packaged in 48-lead surface mount TQFP to reduce space and weight, and suitable for hand-held and portable applications.

#### ORDERING INFORMATION

Part No.	Package	Operating Temperature Range	Power Supply
XRD9853AIV	48 Lead TQFP (7 x 7 x 1.0 mm)	-40°C to 85°C	5.0V
XRD98L53AIV	48 Lead TQFP (7 x 7 x 1.0 mm)	-40°C to 85°C	3.0V









Figure 1. XRD9853/XRD98L53 Simplified Block Diagram



#### **PIN CONFIGURATION**



48 Lead TQFP (7 x 7 x 1.0 mm)

# PIN DESCRIPTION - 48 pin TQFP

Pin #	Symbol	Description
1	NC	No Connect.
2	NC	No Connect.
3	DB2	ADC Output. DB0 is the LSB, DB9 is the MSB. The data changes on the rising edge of the RSTCCD clock. If OE is high or STBY1 is low, the data bus goes into the high impedance state.
4	DB3	ADC Output.
5	DB4	ADC Output.
6	DGND	Digital Output Ground.
7	$DV_DD$	<b>Digital Output Power Supply.</b> Can be lower than V <sub>DD</sub> supply voltage. Cannot be higher than V <sub>DD</sub> .
8	DB5	ADC Output.
9	DB6	ADC Output.
10	DB7	ADC Output.
11	NC	No Connect.
12	NC	No Connect.
13	DB8	ADC Output.
14	DB9	ADC Output.
15	OVER	Over Range Output Bit. OVER goes high to indicate the ADC input voltage is greater than V <sub>RT</sub> . When OVER goes high, DB[9:0] will output the full-scale code.
16	ŌĒ	<b>Digital Output Enable (Three-State Control).</b> Controls the ADC output bus (DB[9:0], OVER and UNDER). Pull OE low to enable output drivers. Pull OE high to put output drivers in high impedance state.





# PIN DESCRIPTION - 48 pin TQFP (CONT'D)

Pin #	Symbol	Description
17	V <sub>DD</sub>	Analog Power Supply.
18	EnableCal	Calibration Enable. Pull high during optical black pixels to enable the offset calibration circuit.
19	GND	Analog Ground.
20	TESTVIN	ADC Test Input & PGA Test Output.
21	STBY1	Standby Control 1. Pull low to put chip in power down mode.
22	STYB2	Standby Control 2. Short to STBY1 pin if not using TESTVIN pin.
23	RESET	Chip Reset. When reset goes high all internal control registers are set to power up default values. Gain register is set to code 00h (minimum gain). Offset code is set to 08h. Calibration circuit is cleared to uncalibrated state.
24	SCLK	Shift Clock for Serial Register. Serial register latches SDI data on the rising edges of SCLK. When LOAD is high SCLK is internally disabled.
25	NC	No Connect.
26	LOAD	<b>Data Load.</b> Rising edge loads data from serial input register to gain or offset register. Load must be low to enable shift register to read data from SDI.
27	SDI	Data Input for Serial Register.
28	$V_{RT}$	<b>Top ADC Reference.</b> Voltage at V <sub>RT</sub> sets the full-scale of the ADC digitizing range.
29	$V_{RTO}$	Internal Bias for V <sub>RT</sub> . Short V <sub>RT</sub> to V <sub>RTO</sub> to use internal reference voltage.
30	$V_{DD}$	Analog Power Supply.
31	ln_Neg	CDS Inverting Input. Connect with DC blocking capacitor to CCD video output.
32	In_Pos	CDS Non-inverting Input. Connect with DC blocking capacitor to CCD ground or black reference.
33	GND	Analog Ground.
34	$V_{RBO}$	<b>Internal Bias for V<sub>RB.</sub></b> Short V <sub>RB</sub> to V <sub>RB0</sub> to use internal reference voltage.
35	$V_{RB}$	<b>Bottom ADC Reference.</b> The voltage at V <sub>RB</sub> sets the zero scale of the ADC digitizing range.
36	NC	No Connect.
37	CLAMP	CDS Clamp Control. Clamps the CCD input pins (In_Pos & In_Neg) to internal bias voltage.
38	SHD	CDS Clock. Controls sampling of the pixel video level.
39	SHP	CDS Clock. Controls sampling of the pixel black level.
40	RSTCCD	CCD Reset Pulse Disconnect. Used to decouple CDS during the reset pulse for noise reduction.
41	GND	Analog Ground.
42	CLK_POL	Clock Polarity. Controls the polarity of the CDS clock signals SHP, SHD & CLAMP.
43	$V_{DD}$	Analog Power Supply.
44	SYNC	Digital output for Exar test purposes only. No connect.
45	UNDER	Under Range Output Bit. UNDER goes high to indicate the ADC input voltage is less than V <sub>RB</sub> . When UNDER goes high, DB[9:0] will output the zero-scale code.
46	DBO	ADC Output.
47	DB1	ADC Output
48	NC	No Connect.





# **DC ELECTRICAL CHARACTERISTICS - XRD9853**

Test Conditions: Unless otherwise specified:  $DV_{DD} = V_{DD} = 5.0V$ , Pixel Rate = 18MSPS,  $V_{RT} = 3.8V$ ,  $V_{RB} = 0.5V$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CDS Perforn	nance	1		II.		
CDSV <sub>IN</sub>	Input Range		200	800	$mV_{PP}$	Pixel (Black Level - Video Level)
BW	Small Signal Bandwidth (-3dB)		60		MHz	
SR	Slew Rate		40		V/μs	400mV Step Input.
FT	Feed-through (Hold Mode)		-60		dB	
PGA Parame	eters					
AV <sub>MIN</sub>	Minimum Gain		6		dB	
$AV_{MAX}$	Maximum Gain		38		dB	
PGA n	Resolution		8		bits	Transfer function is linear steps in dB (1LSB = 0.125dB).
GE	Gain Error		5		% FS	At maximum or minimum gain setting.
ADC Parame	eters (Measured Through TESTV	IN)		1		•
ADC n	Resolution	10			bits	
$f_s$	Max Sample Rate	18			MSPS	
DNL	Differential Non-Linearity	-1.0	<u>+</u> 0.75	1.0	LSB	
EZS	Zero Scale Error	-5		5	mV	Measured relative to a zero input to the CDS. Zero scale code is set through the serial port.
EFS	Full Scale Error			4	% FS	
$V_{ N}$	DC Input Range	GND		V <sub>DD</sub>	V	V <sub>IN</sub> of the ADC can swing from GND to V <sub>DD</sub> , actual digitized range is set by V <sub>RT</sub> & V <sub>RB</sub> . Input range is limited by the output swing of the PGA.
$V_{RT}$	Top Reference Voltage	1.5	3.8	V <sub>DD</sub>	V	V <sub>RT</sub> >V <sub>RB</sub>
$V_{RB}$	Bottom Reference Voltage	GND	0.5	V <sub>DD</sub> -1	V	V <sub>RT</sub> >V <sub>RB</sub>
$\Delta V_REF$	Differential Reference Voltage	1.0	3.3	V <sub>DD</sub>	V	
$R_L$	Ladder Resistance		500		Ω	
$V_{RB}$	Self Bias $V_{RB}$ $\left(V_{RB} = \frac{V_{DD}}{10}\right)$		0.5		V	V <sub>RB</sub> connected to V <sub>RBO</sub> .
V <sub>RT</sub>	Self Bias $V_{RT}$ $\left(V_{RT} = \frac{V_{DD}}{1.30}\right)$		3.8		V	V <sub>RT</sub> connected to V <sub>RTO.</sub>
System Spe	cifications	1		1	1	1
DNL <sub>SMIN</sub>	DNL @ Minimum Gain		0.75		LSB	
DNL <sub>SMAX</sub>	DNL @ Maximum Gain		0.75		LSB	





# DC ELECTRICAL CHARACTERISTICS - XRD9853 (CONT'D)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
System Spe	cifications (Cont'd)	'	•	•		•
INL <sub>SMIN</sub>	INL @ Minimum Gain		2		LSB	INL error is dominated by CDS/ PGA linearity.
INL <sub>SMAX</sub>	INL @ Maximum Gain		2		LSB	INL error is dominated by CDS/ PGA linearity.
Vosminav	Offset (Input Referred) @ Minimum Gain		5		mV	Offset is defined as the input pixel value-0.5 LSB required to cause the ADC output to switch from "Zero scale" to "Zero scale + 1LSB".
						Offset is measured after calibration.
V <sub>OS MAXAV</sub>	Offset (Input Referred) @ Maximum Gain		1		mV	Zero scale is the code in the offset register.
						Offset depends on PGA gain code.
en <sub>MAXAV</sub>	Input Referred Noise @ Maximum Gain		0.2		mV <sub>rms</sub>	Noise depends upon gain setting of the PGA.
en <sub>MINAV</sub>	Input Referred Noise @ Minimum Gain		3.5		mV <sub>rms</sub>	Noise depends upon gain setting of the PGA.
Digital Input	s	•		•		•
V <sub>IH</sub>	Digital Input High Voltage	3.5			V	
V <sub>IL</sub>	Digital Input Low Voltage			1.5	V	
ار	DC Leakage Current		5		μΑ	Input Between GND and V <sub>DD.</sub>
C <sub>IN</sub>	Input Capacitance		5		pF	
Digital Outpo	uts	II.		ı		
V <sub>OH</sub>	Digital Output High Voltage	V <sub>DD</sub> -0.5			V	While sourcing 2mA.
V <sub>OL</sub>	Digital Output Low Voltage			0.5	V	While sinking 2mA.
OZ	High-Z Leakage	-10		10	μΑ	OE=1 or STBY1= STBY2 = 0. Output between GND & DV <sub>DD</sub> .
Digital I/O Ti	ming					
T <sub>DL</sub>	Data Valid Delay		20	25	ns	
T <sub>PW1</sub>	Pulse Width of SHD	15			ns	
T <sub>PW2</sub>	Pulse Width of SHD	15			ns	
T <sub>PIX</sub>	Pixel Period	56			ns	
T <sub>BK</sub>	Sample Black Aperture Delay		4	6	ns	V <sub>DD</sub> = 4.5V to 5.5V, Temperature -40°C to 85°C range
T <sub>VD</sub>	Sample Video Aperture Delay		3	5	ns	V <sub>DD</sub> = 4.5V to 5.5V, Temperature -40°C to 85°C range
T <sub>RST</sub>	RSTCCD Switch Delay	0		4	ns	V <sub>DD</sub> = 4.5V to 5.5V, Temperature -40°C to 85°C range
T <sub>SC</sub>	Shift Clock Period	40	70		ns	
T <sub>SET</sub>	Shift Register Setup Time	10			ns	



# DC ELECTRICAL CHARACTERISTICS - XRD9853 (CONT'D)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Power Suppl	Power Supplies					
V <sub>DD</sub>	Analog Supply Voltage	4.5	5.0	5.5	V	
DV <sub>DD</sub>	Digital Output Supply Voltage	2.7	5.0	5.5	V	$\mathrm{DV_{DD}} \leq \mathrm{V_{DD}}$ Always
<sub>DD</sub>	Supply Current		50	75	mA	$DV_{DD} = V_{DD} = 5.0V$
DDPD	Power Down Supply Current		50	100	μΑ	STBY1 = 0 and STBY2 = 0

# DC ELECTRICAL CHARACTERISTICS - XRD98L53

Test Conditions: Unless otherwise specified:  $DV_{DD}$  =  $V_{DD}$  = 2.7V, Pixel Rate = 18MSPS,  $V_{RT}$  = 2.0V,  $V_{RB}$  = 0.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions	
CDS Perforn	CDS Performance						
CDSV <sub>IN</sub>	Input Range		200	800	$mV_PP$	Pixel (Black Level - Video Level)	
BW	Small Signal Bandwidth (-3dB)		60		MHz		
SR	Slew Rate		40		V/μs	400mV Step Input.	
FT	Feed-through (Hold Mode)		-60		dB		
PGA Paramo	eters	•				•	
AV <sub>MIN</sub>	Minimum Gain		6		dB		
AV <sub>MAX</sub>	Maximum Gain		38		dB		
PGA n	Resolution		8		bits	Transfer function is linear steps in dB (1LSB = 0.125dB).	
GE	Gain Error		5		% FS	At maximum or minimum gain setting.	
ADC Paramo	eters (Measured Through TESTV	IN)			l.	•	
ADC n	Resolution	10			bits		
f <sub>s</sub>	Max Sample Rate	18			MSPS		
DNL	Differential Non-Linearity	-1.0	<u>+</u> 0.75	1.0	LSB		
EZS	Zero Scale Error	-5		5	mV	Measured relative to a zero input to the CDS. Zero scale code is set through the serial port.	
EFS	Full Scale Error			4	% FS		
V <sub>IN</sub>	DC Input Range	GND		V <sub>DD</sub>	V	$V_{IN}$ of the ADC can swing from GND to $V_{DD}$ , actual digitized range is set by $V_{RT} \& V_{RB}$ . Input range is limited by the output swing of the PGA.	
V <sub>RT</sub>	Top Reference Voltage	1.5	2.07	V <sub>DD</sub>	V	V <sub>RT</sub> >V <sub>RB</sub>	



# XRD9853/XRD98L53



# DC ELECTRICAL CHARACTERISTICS - XRD98L53 (CON'T)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
ADC Parame	ters (Con't)	•		•	•	•
V <sub>RB</sub>	Bottom Reference Voltage	GND	0.27	V <sub>DD</sub> -1	V	V <sub>RT</sub> >V <sub>RB</sub>
$\Delta V_{REF}$	Differential Reference Voltage	1.0	1.8	$V_{DD}$	V	
RL	Ladder Resistance		500		Ω	
V <sub>RB</sub>	Self Bias $V_{RB}$ $\left(V_{RB} = \frac{V_{DD}}{10}\right)$		0.27		V	$V_{RB}$ connected to $V_{RBO}$ .
V <sub>RT</sub>	Self Bias $V_{RT}$ $\left(V_{RT} = \frac{V_{DD}}{1.30}\right)$		2.07		V	V <sub>RT</sub> connected to V <sub>RTO.</sub>
System Spec	cifications	•			•	
DNL <sub>SMIN</sub>	DNL @ Minimum Gain		0.75		LSB	
DNL <sub>SMAX</sub>	DNL @ Maximum Gain		0.75		LSB	
INL <sub>SMIN</sub>	INL @ Minimum Gain		2		LSB	INL error is dominated by CDS/ PGA linearity.
INLSMAX	INL @ Maximum Gain		2		LSB	INL error is dominated by CDS/PGA linearity.
Vos minav	Offset (Input Referred) @ Minimum Gain		5		mV	Offset is defined as the input pixel value-0.5 LSB required to cause the ADC output to switch from "Zero scale" to "Zero scale + 1LSB".  Offset is measured after calibration.
Vosmaxav	Offset (Input Referred) @ Maximum Gain		1		mV	Zero scale is the code in the offset register.  Offset depends on PGA gain code.
en <sub>MAXAV</sub>	Input Referred Noise @ Maximum Gain		0.2		mV <sub>rms</sub>	Noise depends upon gain setting of the PGA.
en <sub>MINAV</sub>	Input Referred Noise @ Minimum Gain		3.5		mV <sub>rms</sub>	Noise depends upon gain setting of the PGA.
Digital Inputs	3					
V <sub>IH</sub>	Digital Input High Voltage	2.0			V	
V <sub>IL</sub>	Digital Input Low Voltage			0.8	V	
IL.	DC Leakage Current		5		μΑ	Input Between GND and V <sub>DD.</sub>
C <sub>IN</sub>	Input Capacitance		5		pF	
Digital Outpu	ıts					
V <sub>OH</sub>	Digital Output High Voltage	V <sub>DD</sub> -0.5			V	While sourcing 2mA.
V <sub>OL</sub>	Digital Output Low Voltage			0.5	V	While sinking 2mA.
oz	High-Z Leakage	-10		10	μΑ	OE=1 or STBY1= STBY2 = 0. Output between GND & DV <sub>DD.</sub>





# DC ELECTRICAL CHARACTERISTICS - XRD98L53 (CON'T)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Digital I/O T	iming	•		•		
T <sub>DL</sub>	Data Valid Delay		28	35	ns	
T <sub>PW1</sub>	Pulse Width of SHD	15			ns	
T <sub>PW2</sub>	Pulse Width of SHD	15			ns	
$T_{P X}$	Pixel Period	56			ns	
T <sub>BK</sub>	Sample Black Aperture Delay		5	7	ns	V <sub>DD</sub> = 2.7V to 3.6V, Temperature -40°C to 85°C range
$T_VD$	Sample Video Aperture Delay		4	6	ns	V <sub>DD</sub> = 2.7V to 3.6V, Temperature -40°C to 85°C range
T <sub>RST</sub>	RSTCCD Switch Delay	0		5	ns	V <sub>DD</sub> = 2.7V to 3.6V, Temperature -40°C to 85°C range
T <sub>SC</sub>	Shift Clock Period	40	70		ns	
T <sub>SET</sub>	Shift Register Setup Time	10			ns	
Power Supp	plies	-		_		-
$V_{DD}$	Analog Supply Voltage	2.7	3.0	3.6	V	
$DV_DD$	Digital Output Supply Voltage	2.7	3.0	3.6	V	$DV_{DD} \le V_{DD} Always$
<sub>DD</sub>	Supply Current		40	55	mA	DV <sub>DD</sub> = V <sub>DD</sub> = 3.0 V
DDPD	Power Down Supply Current		50	100	μΑ	STBY1 = 0 and STBY2 = 0

# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25°C unless otherwise noted)<sup>1, 2, 3</sup>

V <sub>DD</sub> to GND+7.0V	Lead Temperature (Soldering 10 seconds) 300°C
V <sub>RT</sub> & V <sub>RB</sub>	Maximum Junction Temperature150°C
V <sub>IN</sub>	Package Power Dissipation Ratings ( $T_A$ = +70°C)
All Outputs	TQFP $\theta_{JA} = 54^{\circ}\text{C/W}$
Storage Temperature65°C to 150°C	ESD4000V

#### Notes:



<sup>&</sup>lt;sup>1</sup> Stresses above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>2</sup> Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100 $\mu$ s.  $^3$   $V_{DD}$  refers to AV\_DD and DV\_DD. GND refers to AGND and DGND.






Figure 2. CDS Timing Diagram (CLK\_POL = High)




Figure 3. Conversion Timing Diagram Showing Pipeline Delay (CLK\_POL = High)





#### SYSTEM DESCRIPTION

# Correlated Double Sample/Hold (CDS) & Programmable Gain Amplifier (PGA)

The function of the CDS block, shown in Figure 4, is to sense the voltage difference between the black level and the video level of each pixel. CCD2 (IN\_POS) would typically be considered the "common" voltage of the CCD which may be ground,  $V_{CC}$  of the CCD, or the CCD black reference. CCD1 (IN\_NEG) would be the actual CCD video output signal. The internal bias voltage,  $V_{BIAS}$ , sets the DC voltage of the input pins In\_Pos & In\_Neg. The DC voltage is updated every line using the CLAMP control input. The falling edges of SHP and SHD (with CLK\_POL = High) are used to generate the internal signals SDRK and SPIX. SDRK samples the pixel black level by clamping the PGA inputs to  $V_{\rm DD}$  when the CCD outputs the pixel black level. When SDRK goes low, the pixel

value is transmitted through the internal capacitors and converted into a fully differential signal  $\it va$  by differential amplifier PGA1 which also provides programmable gains of 2.5, 1, and 0.4. The gain is controlled by the two most significant bits of the 8-bit gain control code. SPIX is used to sample/hold the pixel value  $\it va$  so that the required bandwidth of the following circuit is reduced. In each coarse gain segment set by PGA1, the second programmable amplifier PGA2 provides fine gain control (each LSB adds 0.125dB). The combined gain of the two PGA blocks is controlled by the digital code in the gain register. The gain register is programmed through the serial port.




Figure 4. Block Diagram of the CDS






Figure 5. Timing Diagram of the CDS Clocks and Internal Signals
(With CLK POL = High)

Figure 5 shows the wave forms of the control clocks and the output voltages at various nodes in the block diagram. The falling edge of SHP samples the black level while the falling edge of SHD samples the pixel value. The ADC samples the output  $\boldsymbol{vc}$  before the rising edge of SPIX. Note that  $\boldsymbol{vb}$  and  $\boldsymbol{vc}$  will have the same waveform shape, but  $\boldsymbol{vc}$  will be delayed relative to  $\boldsymbol{vb}$ , and will have a different amplitude depending upon the gain setting.

Figure 6 shows PGA gain vs. gain register code. The PGA provides a programmable gain range of 32 dB. The minimum gain (code 00h) is 6dB  $\pm$  1dB. The maximum gain (code FFh) is 38dB  $\pm$ 1dB. Ideally, the gain can be expressed by the following equation.

$$Gain[dB] = 6 + \sqrt{32 \cdot \frac{code}{256}}$$
  
where code is between 0 and 255.

The gain is realized by two stages. The gain transfer function is split into three main segments. The first stage, PGA1, is controlled by two MSBs of the 8-bit gain code and selects one of the three gain segments. The second stage, PGA2, provides fine gain adjustment within each

gain segment. One LSB of the gain code represents a 0.125dB gain step. The gain control may not be monotonic between the codes 63-64, and 127-128 because of device mismatch; the error typically is within 0.5dB.




Figure 6. PGA Gain vs. Gain Code





#### Offset Calibration

To get maximum resolution in dark areas of an image the black level offset of the PGA must be equal to the bottom reference voltage of the ADC. When the EnableCal pin is high, the calibration logic compares the ADC output code to the value stored in the offset register, and then increments or decrements the offset adjust DAC to make the ADC output equal to the code in the offset register. The first adjustment requires 8 cycles of SHP/SHD clocks but every subsequent adjustment requires only 6 cycles: 1 cycle for CDS, 3 cycles for A/D conversion, 1 cycle for

logic, and 1 cycle for DAC update. When the EnableCal pin is low, the offset calibration logic is disabled, and the current state of the offset DAC will be held constant. The offset register is 8 bits wide and is programmed through the serial port. The default value of this register at power up is 08h. Typical values for this register are between 02h and 20h. When the part is first powered up, the calibration may take several hundred clock cycles to converge to the proper offset. However, it requires only a few clock cycles subsequently to maintain the offset value (see *Figure 7*).




Figure 7. Offset Calibration Loop

#### **Analog To Digital Converter**

The analog-to-digital converter is based upon a two-step sub-ranging flash converter architecture with a built in track and hold input stage. The ADC conversion is controlled by an internally generated signal, ADCLK (see *Figure 5*). The ADC tracks the output of the CDS/PGA while ADCLK is high and holds when ADCLK is low. This allows maximum time for the CDS/PGA output to settle to its final value before being sampled. The conversion is then performed and the parallel output is updated, after a 2.5 cycle pipeline delay, on the rising edge of RSTCCD. The pipeline delay of the entire XRD9853/XRD98L53 is 4 clock cycles. The references of the ADC can be generated internally or external voltages can be applied.

The internal reference values are set by a resistor divider between  $V_{DD}$  and GND. To enable the internal reference, connect  $V_{RTO}$  to  $V_{RT}$  and connect  $V_{RBO}$  to  $V_{RB}$ . To maximize the performance of the XRD9853/XRD98L53, the internal references should be used and decoupled to GND. Although the internal references have been set to maximize the performance of the CDS/PGA channel, some applications may require other reference values. To use external references, drive the  $V_{RT}$  and  $V_{RB}$  pins directly with the desired voltages, and leave  $V_{RBO}$  and  $V_{RTO}$  open (NC). The ADC parallel output bus is equipped with a high impedance capability, controlled by  $\overline{\rm OE}$ . The outputs are enabled when  $\overline{\rm OE}$  is low.








Figure 8. ADC Core Differential Non-Linearity (DNL)

# **Input Serial Port**

A three wire serial interface is used to control the PGA code register and the offset register (there are also two test registers which should not be modified). The shift register is 10 bits long. The first two bits loaded in the shift register are the address bits for which internal register is to get updated, the following eight bits are the data (MSB first, LSB last). The port is controlled by the SCLK, LOAD and SDI pins. To enable the shift register the LOAD pin

must be held low. When load is high, SCLK is internally disabled. Since SCLK is gated by LOAD, SCLK can be a continuously running clock signal, but this will increase system noise. The data at SDI is strobed into the shift register on the rising edges of SCLK. The addressed internal register is updated when the LOAD signal goes high (see *Figure 9*).




Figure 9. Serial Port Timing





The following truth table gives the address for the serial port registers.

AD1	AD0	Register
0	0	PGA Code
0	1	Offset Code
1	0	Test (see using Test Vin)
1	1	Unused

Table 1. Serial Port Truth Table

# Stand By Mode (Power Down)

The  $\overline{STBY1}$  and  $\overline{STBY2}$  pins should connected together and treated as a single control pin (they are separated for Exar factory test purposes). Pulling these pins low puts the chip in the low power, stand-by mode. In this mode all sampling and conversions stop, the digital outputs go into the high impedance state and the power supply current drops to under  $50\mu A$ .

# **Chip Reset**

When the reset pin is forced high all the internal control registers are set to reset values. The chip also has an internal power-on-reset function to ensure reset conditions are established when the chip is first powered up. The reset values are:

Gain register set to minimum gain (code 0000000).

Offset register set to 08h (code 00001000).

Offset calibration register set to uncalibrated state.

ADC output register set to 000h (code 000000000).

# **CDS Clock Polarity**

The CLK\_POL pin is used to determine the polarity of the CDS clocks (SHD, SHP, CLAMP) (see *Figure 10* and *Figure 11*.

Event	Action
↑RSTCCD	Disconnect CDS Inputs from Reset Noise
↓RSTCCD	Connect CDS Inputs and Track Black Level
↓SHP	Hold Black Level and Track Video Level
†SHD	Hold Video Level
†SHP/SHD	No Action
Clamp High	Activate DC Restore Clamp
Enable_Cal High	Activate Offset Calibration

Table 2. Timing Event Description
Table Valid for CLK POL=High

Event	Action					
↑RSTCCD	Disconnect CDS Inputs from Reset Noise					
↓RSTCCD	Connect CDS Inputs and Track Black Level					
↑SHP	Hold Black Level and Track Video Level					
↑SHD	Hold Video Level					
↓SHP/SHD	No Action					
Clamp Low	Activate DC Restore Clamp					
Enable_Cal High	Activate Offset Calibration					

Table 3. Timing Event Description
Table Valid for CLK POL=Low



/////////






Figure 10. CCD Line Timing with CLK POL = High




Figure 11. CCD Line Timing with CLK\_POL = Low





#### **CLOCKS and TIMING**

The performance of the XRD9853 is very dependent on propertiming for the SHP, SHD, RSTCCD, EnableCal and Clamp signals. CCDs from different manufacturers have different propagation delays, therefore the XRD9853's timing is referenced to the CCD output signal, not to the signals from the timing generator which drives the CCD.

In order to determine the correct timing for the XRD9853, the pixel and line timing of the CCD output signal must be understood. The designer needs to know when the Black level and Video level for each pixel have had enough time to settle to there final values. The optical black (OB) pixels on each line must be identified so the calibration process can occur when they are output from the CCD. Dummy and OB pixels at the start of each line need to be identified so the DC restore clamp function can take place when they are output from the CCD.

# Clamp and EnableCal Signals

The Clamp signal is used to set the DC bias voltage of the input pins IN\_POS & IN\_NEG. For the CLK\_POL=high timing mode, Clamp is active high. For the CLK\_POL=low timing mode, Clamp is active low. The best time to clamp is during the dummy pixels and OB pixels output from the CCD. These are typically present at the start of each line of the array.

The number of dummy and OB pixels present at the start of each line varies between CCD models and manufacturers. The Clamp signal should be active when the CCD outputs the dummy and OB pixels at the start of each line. The number of pixels needed for Clamp will depend on several factors: the external coupling capacitor, number of horizontal pixels, and sampling frequency. Typically 4–5 pixels are enough to define the and maintain a steady DC bias voltage on the XRD9853 inputs.

The EnableCal input defines when the XRD9853 performs the calibration function. EnableCal is always an active high signal (it does not depend on the CLK\_POL signal). EnableCal must be active when the CCD outputs the OB pixels at the end of each line (see Figure 11). Typically CCD arrays have a large number of OB pixels at the end of each line. The number of OB pixels varies depending on the CCD that is used. When EnableCal goes high, the calibration circuit needs at least 8 pixels to complete the first update to the offset adjustment DAC (see Figure 8). After the first update, the DAC is updated

every 6 pixels. On power up, the XRD9853 can take up to several hundred lines to achieve calibration. The more updates the calibration can make per line, the faster the XRD9853 can achieve calibration.

Clamp and EnableCal should not be active at the same time. Doing so will prevent the XRD9853 from compensating for the Black level offset of the CCD.

# SHP, SHD and RSTCCD Signals

The SHP input to the XRD9853 determines when the Black level of each pixel is sampled. For the CLK\_POL=high timing mode, the black level is sampled on the falling edge of SHP. For the CLK\_POL=low timing mode, the black level is sampled on the rising edge of SHP.

The sampling edge of SHP should be positioned so that it samples the pixel black level at a stable and repeatable point. The black level should be sampled after the CCD output has had time to settle from the reset pulse and before the output transitions to the video level (see  $Figure\ 2$ ). Aperture delay  $T_{BK}$  needs to be taken into consideration when positioning the sampling edge of SHP (see  $Figure\ 2$ ). This aperture delay is the time from the sampling edge of SHP to the time the pixel black level is actually sampled by the CDS. The correct positioning of SHP will be 6-7 ns prior to where the black level has adequately settled. This is typically just before the CCD signal starts the transition to the video level.

The SHD input to the XRD9853 determines when the Video level of each pixel is sampled. For the CLK\_POL=high timing mode, the video level is sampled on the falling edge of SHD. For the CLK\_POL=low timing mode, the video level is sampled on the rising edge of SHD.

The sampling edge of SHD should be positioned so that it samples the pixel video level at a stable and repeatable point. The video level should be sampled after the CCD output has settled from the black level and before the output transitions to the reset pulse. Aperture delay  $T_{\rm VD}$  needs to be taken into consideration when positioning the sampling edge of SHD (see *Figure 2*). This aperture delay is the time from the sampling edge of SHD to the time the pixel video level is actually sampled by the CDS. The correct positioning of SHD will be 6-7 ns prior to where the video level has adequately settled.

RSTCCD is intended to overlap the reset pulse of each pixel. This is intended to eliminate the reset pulse





transients from getting into the XRD9853's CDS circuitry. Positioning of the RSTCCD signal so that it overlaps the CCD signal reset pulse is not always practical due to the timing generators being used or the frequency at which

the CCD is running. The most critical thing to remember for RSTCCD is that it can not be high when sampling either the black level or video level.

# Using TestVin (pin 20)




Figure 12. Using TestVin to access PGA output & ADC input.

Mode	AD1	AD0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TestVin	1	0	0	0	0	1	1	0	0	0
Normal	1	0	0	0	0	1	0	0	0	0

Table 4. Serial port data to use TestVin.

The TestVin pin allows access to the input of the ADC, or it can be used to monitor the CDS/PGA output. The TestVin pin accesses the ADC input node through switch S1 (see Figure 12). This switch is controlled by Bit3 of the serial port Test register. When Bit3 of the test register is high, switch S1 is "ON" and the TestVin pin can be used to access the ADC input/PGA output. When Bit3 of the test register is low, switch S1 is "OFF" and the TestVin pin is

disconnected from the ADC input/PGA output.

To use TestVin as an auxiliary ADC input force STBY2=low and STBY1=high. This will disable the CDS/PGA and leave the ADC operating. The ADC clock is generated from the RSTCCD and SHP clocks. The CLK\_POL pin controls the clock polarity as shown in Figure 13 & Figure 14.






Figure 13. ADC timing with CLK\_POL=high




Figure 14. ADC timing with CLK\_POL=low

When using TestVin as the A/D input, the offset calibration should be disabled. This is accomplished by either not activating the CLAMP control pin or by pulling the EnableCal pin low. Either of these methods will protect the data in the internal calibration register.

To use TestVin to monitor the PGA output, both STBY1

and STBY2 must be high. Please note that PG performance will degrade when PGA output is probed or used as an output. The PGA output signal is discontinuous between pixels, i.e. the waveform is switched in and out.



#### **Digital Output Power Supplies**

The DV<sub>DD</sub> and DGND pins supply power to the digital output drivers for pins DB[9:0], UNDER, and OVER. DV<sub>DD</sub> is isolated from V<sub>DD</sub> so it can be at a voltage level less than or equal to V<sub>DD</sub>. This allows the digital outputs to interface with advanced digital ASICs requiring reduced supply voltages. For example V<sub>DD</sub> can be 5.0 or 3.3V, while DV<sub>DD</sub> is 2.5V.

Systems which use the same voltage level for both analog and digital power supplies can take advantage of the isolated DV<sub>DD</sub> & DGND pins to reduce system noise. The output drivers create large supply transients as they switch. Therefore DV<sub>DD</sub> and DGND should be routed separately from the analog V<sub>DD</sub> & GND to avoid injecting this noise into the analog power network (see *Figure 15*.)

#### **Power Supply Sequencing**

There are no power supply sequencing issues if  $DV_{DD}$  and  $V_{DD}$  of the XRD9853/98L53 are driven from the same supply. When  $DV_{DD}$  and  $V_{DD}$  are driven separately,  $V_{DD}$  must come up at the same time or before  $DV_{DD}$ , and go down at the same time or after  $DV_{DD}$ . If the power supply sequencing in this case is not followed, then damage may occur to the product due to current flow through the source-body junction diodes between  $DV_{DD}$  and  $V_{DD}$ . An external diode (5082-2235) layed out close to the converter from  $DV_{DD}$  to  $V_{DD}$  prevents damage from occurring when power is cycled incorrectly.

**Note:**  $V_{DD}$  must be greater than or equal to  $DV_{DD}$  or the source-body diodes will be forward based.




Figure 15. DV<sub>DD</sub> & DGND Digital Output Power Supplies





### General Power Supply and Board Design Issues

All of the GND pins, other than DGND, are tied to the substrate and should be connected directly to the analog ground plane under the XRD9853/XRD98L53. The  $V_{DD}$ 's should be supplied from a low noise, well filtered regulator which derives the power supply voltage from the CCD power supply. All of the  $V_{DD}$  pins are analog power supplies and should be locally decoupled to the nearest GND pin with a  $0.1\mu F$ , high frequency capacitor.  $DV_{DD}$  and DGND are the power supplies for the digital outputs and should be locally decoupled.  $DV_{DD}$  and DGND should be connected to the same power supply network as the digital ASIC which receives data from the

XRD9853/XRD98L53.

In general, all traces leading to the XRD9853/XRD98L53 should be as short as possible to minimize signal crosstalk and high frequency digital signals from feeding into sensitive analog inputs. The two CCD inputs, In\_Pos and In\_Neg, should be routed as fully differential signals and should be shielded and matched. Efforts should be made to minimize the board leakage currents on In\_Pos and In\_Neg since these nodes are AC coupled from the CCD to the XRD9853/XRD98L53. The digital output traces should be as short as possible to minimize the capacitive loading on the output drivers (see *Figure 16*.)




Figure 16. XRD9853/XRD98L53 Power Supply Connections






Figure 17. XRD9853/XRD98L53 Application Schematic (CLK\_POL=Low)






Figure 18. Input Referred Noise vs Gain Code, F<sub>S</sub>=16MSPS




Figure 19. DNL<sub>S</sub> for the entire XRD9853




Figure 20. Input Referred Noise at Gain Code FFh and 0 vs Sampling Rate




Figure 21.  $I_{DD}$  vs  $V_{DD}$  Shows the Internal Regulation of  $V_{DD}$ 








Figure 22. I<sub>DD</sub> vs Sample Rate

Figure 23.  $I_{DD}$  vs Temperature,  $F_S$ =16MSPS,  $V_{RT}$ = $V_{DD}$ /1.3,  $V_{RB}$ = $V_{DD}$ /10




Figure 24. XRD9853 Typical Vdrk (CCD Offset) Calibration Range





Figure 25. XRD98L53 DNL vs Sampling Frequecy, V<sub>DD</sub> = 3V





# 48 LEAD THIN QUAD FLAT PACK (7 x 7 x 1.0 mm, TQFP)

Rev. 1.00



	IN	CHES	MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX		
Α	0.039	0.047	1.00	1.20		
A <sub>1</sub>	0.002	0.006	0.05	0.15		
A <sub>2</sub>	0.037	0.041	0.95	1.05		
В	0.007	0.011	0.17	0.27		
С	0.004	0.008	0.09	0.20		
D	0.346	0.362	8.80	9.20		
D <sub>1</sub>	0.272	0.280	6.90	7.10		
е	0.0	20 BSC	0.50 BSC			
L	0.018	0.030	0.45	0.75		
α	o°	7°	o°	7°		

Note: The control dimension is the millimeter column





# **Notes**





# **Notes**





#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1998 EXAR Corporation Datasheet September 1998

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

