

4-Mbit (128K x 32) Flow-Through Sync SRAM

Features

- 128K x 32 common I/O
- 3.3V core power supply (V_{DD})
- 2.5V or 3.3V I/O supply (V_{DDQ})
- Fast clock-to-output times
 - 6.5 ns (133-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel[®]
 Pentium[®] interleaved or linear burst sequences
- · Separate processor and controller address strobes
- · Synchronous self-timed write
- · Asynchronous output enable
- Offered in lead-free 100-Pin TQFP package, lead-free and non-lead-free 119-Ball BGA package
- "ZZ" Sleep Mode option


Functional Description^[1]

The CY7C1338G is a 128K x 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE₁), depth-expansion Chip Enables (CE₂ and CE₃), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW_[A:D], and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

The CY7C1338G allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address <u>Strobe</u> Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

The CY7C1338G operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.



Note

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




Selection Guide

	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.0	ns
Maximum Operating Current	225	205	mA
Maximum Standby Current	40	40	mA

Pin Configurations

100-Pin TQFP Pinout





Pin Configurations (continued)

119-Ball BGA Pinout

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC/288M	CE ₂	Α	ADSC	Α	NC/9M	NC/576M
С	NC/144M	Α	Α	V_{DD}	Α	Α	NC/1G
D	DQ_C	NC	V_{SS}	NC	V_{SS}	NC	DQ _B
E	DQ_C	DQ_C	V_{SS}	Œ ₁	V_{SS}	DQ _B	DQ _B
F	V_{DDQ}	DQ_C	V_{SS}	OE	V_{SS}	DQ _B	V_{DDQ}
G	DQ_C	DQ_C	BW _C	ADV	\overline{BW}_B	DQ _B	DQ _B
Н	DQ_C	DQ_C	V_{SS}	GW	V _{SS}	DQ _B	DQ_B
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A
L	DQ_D	DQ_D	\overline{BW}_D	NC	\overline{BW}_A	DQ_A	DQ_A
M	V_{DDQ}	DQ_D	V_{SS}	BWE	V_{SS}	DQ _A	V_{DDQ}
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ _A
Р	DQ_D	NC	V_{SS}	A0	V_{SS}	NC	DQ _A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
T	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}

Pin Definitions

Name	I/O	Description
A0, A1, A	Input- Synchronous	Address Inputs used to select one of the 128 \underline{K} address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. $\overline{A}_{[1:0]}$ feed the 2-bit counter.
BW _A , BW _B BW _C , BW _D	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW . When asserted LOW on the <u>rising</u> edge of <u>CLK</u> , a global write is conducted (ALL bytes are written, regardless of the values on BW _[A:D] and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	Clock Input . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ to select/deselect the device. ADSP is ignored if CE ₁ is HIGH. CE ₁ is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ to select/deselect the device. CE ₂ is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	<u>Chip</u> Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select/deselect the device. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.



Pin Definitions (continued)

Name	I/O	Description
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQs	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs are placed in a tri-state condition.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.
MODE	Input- Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC		No Connects. Not Internally connected to the die.
NC/9M, NC/18M NC/36M NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	No Connects . Not internally connected to the die. NC/9M,NC/18M,NC/36M,NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins that are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm C0}$) is 6.5 ns (133-MHz device).

The CY7C1338G supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW_[A:D]) inputs. A Global Write

Enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated <u>when</u> the following <u>conditions</u> are satisfied at clock rise: (1) $\overline{CE_1}$, $\overline{CE_2}$, and $\overline{CE_3}$ are all asserted active, and (2) \overline{ADSP} or \overline{ADSC} is asserted LOW (if the access is initiated by \overline{ADSC} , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst <u>counter/control logic</u> and presented to the memory core. If the \overline{OE} input is asserted LOW, the requested data will be available at the data outputs a maximum to t_{CDV} after clock rise. \overline{ADSP} is ignored if $\overline{CE_1}$ is HIGH.



Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (\overline{GW} , \overline{BWE} , and $\overline{BW[A:D]}$)are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. During byte writes, BW_A controls DQ_A and BWB controls DQ_B. \overline{BWC} controls $\overline{DQ_C}$, and $\overline{BW_D}$ controls $\overline{DQ_D}$. All I/Os are tri-stated during a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at <u>clock</u> rise: (1) \overline{CE}_1 , \overline{CE}_2 , and $\overline{\underline{CE}_3}$ are all asserted active, (2) \overline{ADSC} is asserted LOW, (3) $\overline{\underline{ADSP}}$ is deasserted HIGH, and (4) the write input signals (GW, $\overline{\underline{BWE}}$, and $\overline{\underline{BW}}_{[A:D]}$) indicate a write access. $\overline{\underline{ADSC}}$ is ignored if $\overline{\underline{ADSP}}$ is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to $\mathsf{DQ}_{[A:D]}$ will be written into the specified address location. Byte writes are allowed. During byte writes, $\overline{\mathsf{BW}_{A}}$ controls DQ_{A} , $\overline{\mathsf{BW}_{B}}$ controls DQ_{B} , BW_{C} controls DQ_{C} , and BW_{D} controls DQ_{D} . All I/Os are tri-stated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of $\overline{\mathsf{OE}}$.

Burst Sequences

The CY7C1338G provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by

A[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A ₁ , A ₀	Second Address A ₁ , A ₀	Third Address A ₁ , A ₀	Fourth Address A ₁ , A ₀
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



Truth Table [2, 3, 4, 5, 6]

Cycle Description	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Χ	L	Χ	L	Χ	Х	Χ	L-H	Tri-State
Deselected Cycle, Power-down	None	L	L	Χ	Ш	L	X	Χ	X	Χ	Ļ.	Tri-State
Deselected Cycle, Power-down	None	L	Χ	Τ	Ш	L	X	Χ	X	Χ	Ļ.	Tri-State
Deselected Cycle, Power-down	None	L	L	Χ	Ш	Н	L	Χ	X	Χ	Ļ.	Tri-State
Deselected Cycle, Power-down	None	Х	Χ	Χ	Ш	Н	L	Χ	X	Χ	Ļ.	Tri-State
Sleep Mode, Power-down	None	Х	Χ	Χ	Ι	Χ	X	Χ	X	Χ	Χ	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	Ш	L	X	Χ	X	L	Ļ.	Q
Read Cycle, Begin Burst	External	L	Н	L	Ш	L	X	Χ	X	Н	Ļ.	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Χ	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	L	Χ	L-H	D
Write Cycle, Continue Burst	Next	Н	Χ	Χ	L	Χ	Н	L	L	Χ	L-H	D
Read Cycle, Suspend Burst	Current	Χ	Χ	Χ	L	Н	Н	Η	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Χ	Χ	Χ	L	Н	Н	Η	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Χ	Н	Η	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Χ	Χ	Χ	L	Н	Н	Н	L	Χ	L-H	D
Write Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Χ	Н	Ι	L	Χ	Ļ.	D

Notes:

- 2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write enable signals (BWA, BWB, BWC, BWD) and BWE = L or GW= L. WRITE = H when all Byte write enable signals (BWA, BWB, BWC, BWD), BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWy. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
- 6. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Partial Truth Table for Read/Write^[2, 7]

Function	GW	BWE	BW _D	BW _C	BWB	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A	Н	L	Н	Н	Н	L
Write Byte B	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C	Н	L	Н	Ы	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, B	Н	L	L	L	Н	Н
Write Bytes D, B, A	Н	L	L	L	Н	L
Write Bytes D, C, A	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Note:
7. Table only lists a partial listing of the byte write combinations. Any combination of \overline{BW}_X is valid. Appropriate write will be done based on which byte write is active.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied55°C to +125°C Supply Voltage on V_{DD} Relative to GND...... -0.5V to +4.6VSupply Voltage on V_{DDQ} Relative to GND -0.5V to $+V_{DD}$ DC Voltage Applied to Outputs in tri-state -0.5V to V_{DDQ} + 0.5V

DC Input Voltage	-0.5 V to $V_{DD} + 0.5$ V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature []]	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V -5%/+10%	
Industrial	–40°C to +85°C		to V _{DD}

Electrical Characteristics Over the Operating Range [8, 9]

Parameter	Description	Test Conditions		Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage			2.375	V _{DD}	V
V _{OH}	Output HIGH Voltage	for 3.3V I/O, I _{OH} = -4.0 mA		2.4		V
		for 2.5V I/O, I _{OH} = -1.0 mA		2.0		V
V _{OL}	Output LOW Voltage	for 3.3V I/O,I _{OL} = 8.0 mA			0.4	V
		for 2.5V I/O, I _{OL} = 1.0 mA	for 2.5V I/O, I _{OL} = 1.0 mA		0.4	V
V _{IH}	Input HIGH Voltage	for 3.3V I/O		2.0	$V_{DD} + 0.3V$	V
		for 2.5V I/O		1.7	$V_{DD} + 0.3V$	V
V _{IL}	Input LOW Voltage ^[8]	for 3.3V I/O		-0.3	0.8	V
		or 2.5V I/O		-0.3	0.7	V
I _X Input Leakage Current except ZZ and MODE		$GND \le V_I \le V_{DDQ}$	-5	5	μА	
	Input Current of MODE	Input = V _{SS}	-30		μА	
		Input = V _{DD}			5	μА
	Input Current of ZZ	Input = V _{SS}	- 5		μА	
		Input = V _{DD}		30	μΑ	
l _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disa	bled	- 5	5	μА
I _{DD}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz		225	mΑ
	Current		10-ns cycle, 100 MHz		205	mA
I _{SB1}	Automatic CE		7.5-ns cycle, 133 MHz		90	mA
	Power-Down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$, inputs switching	10-ns cycle, 100 MHz		80	mA
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \text{Max. V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ \text{f} = 0, \text{ inputs static} \end{array}$	All speeds		40	mA
I _{SB3}	Automatic CE		7.5-ns cycle, 133 MHz		75	mΑ
	Power-Down $V_{IN} \ge V_{DDQ} - 0.3$ Current—CMOS Inputs $0.3V$, $f = f_{MAX}$, inputs s		10-ns cycle, 100 MHz		65	mA
I _{SB4}	Automatic CE Power-Down Current—TTL Inputs		All speeds		45	mA

Overshoot: V_{IH}(AC) < V_{DD} +1.5V (Pulse width less than t_{CYC}/2), undershoot: V_{IL}(AC) > −2V (Pulse width less than t_{CYC}/2).
 T_{Power-up}: Assumes a linear ramp from 0V to V_{DD}(min.) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.




Capacitance^[10]

Parameter	Description	Test Conditions	100 TQFP Max.	119 BGA Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	pF
C _{CLK}	Clock Input Capacitance	$V_{DD} = 3.3V.$ $V_{DDO} = 3.3V$	5	5	pF
C _{I/O}	Input/Output Capacitance	VDDQ = 3.5 V	5	7	pF

Thermal Resistance^[10]

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	Unit
ΘЈΑ	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for	30.32	34.1	°C/W
ΘJC	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA/JESD51.	6.85	14.0	°C/W

AC Test Loads and Waveforms



Note

10. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics Over the Operating Range [11, 12, 13, 14, 15, 16]

		-1	-133		-100			
Parameter	Description	Min.	Max.	Min.	Max.	Unit		
t _{POWER}	V _{DD} (Typical) to the first Access ^[11]	1		1		ms		
Clock								
t _{CYC}	Clock Cycle Time	7.5		10		ns		
t _{CH}	Clock HIGH	2.5		4.0		ns		
t _{CL}	Clock LOW	2.5		4.0		ns		
Output Times	•	·						
t _{CDV}	Data Output Valid After CLK Rise		6.5		8.0	ns		
t _{DOH}	Data Output Hold After CLK Rise	2.0		2.0		ns		
t _{CLZ}	Clock to Low-Z ^[12, 13, 14]	0		0		ns		
t _{CHZ}	Clock to High-Z ^[12, 13, 14]		3.5		3.5	ns		
t _{OEV}	OE LOW to Output Valid		3.5		3.5	ns		
t _{OELZ}	OE LOW to Output Low-Z ^[12, 13, 14]	0		0		ns		
t _{OEHZ}	OE HIGH to Output High-Z ^[12, 13, 14]		3.5		3.5	ns		
Setup Times								
t _{AS}	Address Set-up Before CLK Rise	1.5		2.0		ns		
t _{ADS}	ADSP, ADSC Set-up Before CLK Rise	1.5		2.0		ns		
t _{ADVS}	ADV Set-up Before CLK Rise	1.5		2.0		ns		
t _{WES}	GW, BWE, BW _X Set-up Before CLK Rise	1.5		2.0		ns		
t _{DS}	Data Input Set-up Before CLK Rise	1.5		1.5		ns		
t _{CES}	Chip Enable Set-up	1.5		2.0		ns		
Hold Times	•				•	•		
t _{AH}	Address Hold After CLK Rise	0.5		0.5		ns		
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.5		0.5		ns		
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.5		0.5		ns		
t _{ADVH}	ADV Hold After CLK Rise	0.5		0.5		ns		
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		ns		
t _{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5		ns		

Notes:

^{11.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.

^{12.} t_{CHZ}, t_{CLZ}, t_{DELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
13. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.


^{14.} This parameter is sampled and not 100% tested.

^{15.} Timing reference level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V.

^{16.} Test conditions shown in (a) of AC Test Loads unless otherwise noted.



Timing DiagramsRead Cycle Timing^[17]




Note:

17. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Timing Diagrams (continued) Write Cycle Timing^[17, 18]




Note:

18. Full width write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW and $\overline{\text{BW}}_{[A:D]}$ LOW.



Timing Diagrams (continued) Read/Write Timing^[17, 19, 20]




19. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 20. GW is HIGH.



Timing Diagrams (continued)

ZZ Mode Timing [21, 22]



21. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 22. DQs are in high-Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1338G-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1338G-133BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1338G-133BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1338G-133AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1338G-133BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1338G-133BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
100	CY7C1338G-100AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1338G-100BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1338G-100BGXC		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1338G-100AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1338G-100BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1338G-100BGXI		119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	\neg

Package Diagrams


100-Pin TQFP (14 x 20 x 1.4 mm) (51-85050)





Package Diagrams (continued)

119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)



Intel and Pentium are registered trademarks and i486 is a trademark of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CY7C1338G 4-Mbit (128K x 32) Flow-Through Sync SRAM Document Number: 38-05521					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	224369	See ECN	RKF	New data sheet	
*A	278513	See ECN	VBL	Deleted 66 MHz Changed TQFP to PB-Free TQFP in Ordering Info section Added PB-Free BG package	
*B	333626	See ECN	SYT	Removed 117-MHz speed bin Modified Address Expansion balls in the pinouts for 100 TQFP and 119 BGA Packages as per JEDEC standards and updated the Pin Definitions accordingly Modified V_{OL} , V_{OH} test conditions Replaced 'Snooze' with 'Sleep' Replaced TBD's for Θ_{JA} and Θ_{JC} to their respective values on the Thermal Resistance table Removed comment on the availability of BG lead-free package Updated the Ordering Information by shading and unshading MPNs as per availability	
*C	418633	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed I_{OS} from Electrical Characteristics table on Page #8 Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ Modified test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \leq V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information table	
*D	480368	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{\rm DDQ}$ Relative to GND. Updated the Ordering Information table.	