

162-common x 128RGB-Segment, 4096-Color STN LCD DRIVER


■ GENERAL DESCRIPTION

The **NJU6825** is a STN LCD driver with 162-common x 128RGB-segment in 4096-color. It consists of 384(128xRGB)-segment, 162-common drivers, serial and parallel MPU interface circuits, internal power supply circuits, gradation palettes and 248,832-bit for graphic display data RAM.

Each segment driver outputs 16-gradation level out of 32-gradation level of gradation palette.

Since the **NJU6825** provides a low operating voltage of 1.7V and low operating current, it is ideally suited for battery-powered handheld applications.


■ PACKAGE OUTLINE



NJU6825CJ

■ FEATURES

- 4096-color STN LCD driver
- LCD drivers 162 commons, 128x3 RGB-segments
- Display data RAM (DDRAM) 248,832-bit for graphic display
- Color display mode 16 gradation level out of 32-gradation level of gradation palette
- Black & white display mode 162 x 384 pixels in 16 gradation level or 162 x 384 pixels in B&W
- 256-color driving mode
- 8/16bit Parallel interface directly-connective to 68/80 series MPU
- Programmable 8- or 16-bit data bus length for display data
- 3-/4-line serial interface
- Programmable duty and bias ratios
- Programmable internal voltage booster (Maximum 7-times)
- Programmable contrast control using 128-step EVR
- Various instructions
 - Display data read/write, Display ON/OFF, Reverse display ON/OFF, All pixels ON/OFF, column address, row address, N-line inversion, Initial display line, Initial COM line, Read-modify-write, Gradation mode control, Increment control, Data bus length, Discharge ON/OFF, Duty cycle ratio, LCD bias ratio, Boost level, EVR control, Power save ON/OFF, etc
- Low operating current
- Low logic supply voltage 1.7V to 3.3V
- LCD driving supply voltage 5.0V to 18.0V
- C-MOS technology
- Package Bumped chip / TCP






Note2) The DMY PADS are electrically open.


Chip Center	:X= 0μm, Y= 0μm
Chip Size	:19.93mm x 3.06mm
Chip Thickness	:625μm ± 25μm
Bump Size	:32μm x 68μm(COM/SEG Output), 47μm x 68μm(Interface), 68μm x 68μm(DMY _{0,109,110,111,112,113,114,115})
Bump Pitch	:45μm(Min)
Bump Height	:14.0~22.5μm (Typical 18μm) <tolerance : ±3μm >
Bump Material	:Au

a: $30\mu\text{m}$
b: $6\mu\text{m}$
c: $120\mu\text{m}$
d: $27\mu\text{m}$

X=-9831μm, Y=-1396μm
X= 9831μm, Y=-1396μm







■ PAD COORDINATES 1

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
1	DMY ₀	-9581	-1396	52	V _{SS} (R)	-6510	-1396	103	DMY ₅₅	-2250	-1396
2	COM ₁₅₀	-9518	-1396	53	DMY ₂₇	-6330	-1396	104	D ₈	-2130	-1396
3	COM ₁₅₁	-9473	-1396	54	DMY ₂₈	-6270	-1396	105	DMY ₅₆	-2010	-1396
4	COM ₁₅₂	-9428	-1396	55	TEST ₂	-6210	-1396	106	D ₉	-1890	-1396
5	COM ₁₅₃	-9383	-1396	56	DMY ₂₉	-6150	-1396	107	DMY ₅₇	-1770	-1396
6	COM ₁₅₄	-9338	-1396	57	DMY ₃₀	-6090	-1396	108	D ₁₀	-1650	-1396
7	COM ₁₅₅	-9293	-1396	58	V _{DDA} (L)	-6030	-1396	109	DMY ₅₈	-1530	-1396
8	COM ₁₅₆	-9248	-1396	59	V _{DDA} (C)	-5970	-1396	110	D ₁₁	-1410	-1396
9	COM ₁₅₇	-9203	-1396	60	V _{DDA} (R)	-5910	-1396	111	DMY ₅₉	-1290	-1396
10	COM ₁₅₈	-9158	-1396	61	DMY ₃₁	-5850	-1396	112	D ₁₂	-1170	-1396
11	COM ₁₅₉	-9113	-1396	62	DMY ₃₂	-5790	-1396	113	DMY ₆₀	-1050	-1396
12	COM ₁₆₀	-9068	-1396	63	P/S	-5730	-1396	114	D ₁₃	-930	-1396
13	COM ₁₆₁	-9023	-1396	64	DMY ₃₃	-5670	-1396	115	DMY ₆₁	-810	-1396
14	DMY ₁	-8910	-1396	65	DMY ₃₄	-5610	-1396	116	D ₁₄	-690	-1396
15	DMY ₂	-8850	-1396	66	DMY ₃₅	-5550	-1396	117	DMY ₆₂	-570	-1396
16	V _{SSA} (L)	-8790	-1396	67	SEL68	-5490	-1396	118	D ₁₅	-450	-1396
17	V _{SSA} (C)	-8730	-1396	68	DMY ₃₆	-5430	-1396	119	DMY ₆₃	-330	-1396
18	V _{SSA} (R)	-8670	-1396	69	DMY ₃₇	-5370	-1396	120	V _{SS} (L)	-270	-1396
19	DMY ₃	-8610	-1396	70	V _{SSA} (L)	-5310	-1396	121	V _{SS} (C)	-210	-1396
20	DMY ₄	-8550	-1396	71	V _{SSA} (C)	-5250	-1396	122	V _{SS} (R)	-150	-1396
21	DMY ₅	-8490	-1396	72	V _{SSA} (R)	-5190	-1396	123	DMY ₆₄	30	-1396
22	DMY ₆	-8430	-1396	73	DMY ₃₈	-5130	-1396	124	CL	150	-1396
23	DMY ₇	-8370	-1396	74	DMY ₃₉	-5070	-1396	125	DMY ₆₅	270	-1396
24	TEST ₁	-8310	-1396	75	WRb	-5010	-1396	126	DMY ₆₆	330	-1396
25	DMY ₈	-8250	-1396	76	DMY ₄₀	-4950	-1396	127	FLM	450	-1396
26	DMY ₉	-8190	-1396	77	DMY ₄₁	-4890	-1396	128	DMY ₆₇	570	-1396
27	DMY ₁₀	-8130	-1396	78	DMY ₄₂	-4830	-1396	129	DMY ₆₈	630	-1396
28	DMY ₁₁	-8070	-1396	79	RD _b	-4770	-1396	130	FR	750	-1396
29	DMY ₁₂	-8010	-1396	80	DMY ₄₃	-4710	-1396	131	DMY ₆₉	870	-1396
30	V _{DD} (L)	-7950	-1396	81	DMY ₄₄	-4650	-1396	132	DMY ₇₀	930	-1396
31	V _{DD} (C)	-7890	-1396	82	DMY ₄₅	-4590	-1396	133	CLK	1050	-1396
32	V _{DD} (R)	-7830	-1396	83	V _{DD} (L)	-4530	-1396	134	DMY ₇₁	1170	-1396
33	DMY ₁₃	-7650	-1396	84	V _{DD} (C)	-4470	-1396	135	DMY ₇₂	1230	-1396
34	DMY ₁₄	-7590	-1396	85	V _{DD} (R)	-4410	-1396	136	DMY ₇₃	1290	-1396
35	DMY ₁₅	-7530	-1396	86	DMY ₄₆	-4230	-1396	137	OSC ₁	1350	-1396
36	DMY ₁₆	-7470	-1396	87	DMY ₄₇	-4170	-1396	138	DMY ₇₄	1410	-1396
37	DMY ₁₇	-7410	-1396	88	D ₀	-4050	-1396	139	DMY ₇₅	1470	-1396
38	DMY ₁₈	-7350	-1396	89	DMY ₄₈	-3930	-1396	140	OSC ₂	1650	-1396
39	RES _b	-7290	-1396	90	D ₁	-3810	-1396	141	DMY ₇₆	1830	-1396
40	DMY ₁₉	-7230	-1396	91	DMY ₄₉	-3690	-1396	142	DMY ₇₇	1890	-1396
41	DMY ₂₀	-7170	-1396	92	D ₂	-3570	-1396	143	V _{SSH} (L)	1950	-1396
42	DMY ₂₁	-7110	-1396	93	DMY ₅₀	-3450	-1396	144	V _{SSH} (C)	2010	-1396
43	CS _b	-7050	-1396	94	D ₃	-3330	-1396	145	V _{SSH} (R)	2070	-1396
44	DMY ₂₂	-6990	-1396	95	DMY ₅₁	-3210	-1396	146	DMY ₇₈	2250	-1396
45	DMY ₂₃	-6930	-1396	96	D ₄	-3090	-1396	147	DMY ₇₉	2310	-1396
46	DMY ₂₄	-6870	-1396	97	DMY ₅₂	-2970	-1396	148	V _{LCD} (L)	2370	-1396
47	RS	-6810	-1396	98	D ₅	-2850	-1396	149	V _{LCD} (C)	2430	-1396
48	DMY ₂₅	-6750	-1396	99	DMY ₅₃	-2730	-1396	150	V _{LCD} (R)	2490	-1396
49	DMY ₂₆	-6690	-1396	100	D ₆	-2610	-1396	151	V ₁ (L)	2670	-1396
50	V _{SS} (L)	-6630	-1396	101	DMY ₅₄	-2490	-1396	152	V ₁ (C)	2730	-1396
51	V _{SS} (C)	-6570	-1396	102	D ₇	-2370	-1396	153	V ₁ (R)	2790	-1396

■ PAD COORDINATES 2

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
154	DMY ₈₀	2850	-1396	205	DMY ₉₅	6390	-1396	256	COM ₇₀	9473	-1396
155	V ₂ (L)	2910	-1396	206	C ₃ +(L)	6450	-1396	257	COM ₆₉	9518	-1396
156	V ₂ (C)	2970	-1396	207	C ₃ +(C)	6510	-1396	258	DMY ₁₀₉	9581	-1396
157	V ₂ (R)	3030	-1396	208	C ₃ +(R)	6570	-1396	259	DMY ₁₁₀	9831	-1143
158	V ₃ (L)	3210	-1396	209	DMY ₉₆	6630	-1396	260	COM ₆₈	9831	-1080
159	V ₃ (C)	3270	-1396	210	C ₃ -(L)	6690	-1396	261	COM ₆₇	9831	-1035
160	V ₃ (R)	3330	-1396	211	C ₃ -(C)	6750	-1396	262	COM ₆₆	9831	-990
161	DMY ₈₁	3390	-1396	212	C ₃ -(R)	6810	-1396	263	COM ₆₅	9831	-945
162	V ₄ (L)	3450	-1396	213	DMY ₉₇	6870	-1396	264	COM ₆₄	9831	-900
163	V ₄ (C)	3510	-1396	214	C ₄ +(L)	6930	-1396	265	COM ₆₃	9831	-855
164	V ₄ (R)	3570	-1396	215	C ₄ +(C)	6990	-1396	266	COM ₆₂	9831	-810
165	V _{REG} (L)	3750	-1396	216	C ₄ +(R)	7050	-1396	267	COM ₆₁	9831	-765
166	V _{REG} (C)	3810	-1396	217	DMY ₉₈	7110	-1396	268	COM ₆₀	9831	-720
167	V _{REG} (R)	3870	-1396	218	C ₄ -(L)	7170	-1396	269	COM ₅₉	9831	-675
168	DMY ₈₂	3930	-1396	219	C ₄ -(C)	7230	-1396	270	COM ₅₈	9831	-630
169	DMY ₈₃	3990	-1396	220	C ₄ -(R)	7290	-1396	271	COM ₅₇	9831	-585
170	V _{REF} (L)	4050	-1396	221	DMY ₉₉	7350	-1396	272	COM ₅₆	9831	-540
171	V _{REF} (C)	4110	-1396	222	C ₅ +(L)	7410	-1396	273	COM ₅₅	9831	-495
172	V _{REF} (R)	4170	-1396	223	C ₅ +(C)	7470	-1396	274	COM ₅₄	9831	-450
173	DMY ₈₄	4230	-1396	224	C ₅ +(R)	7530	-1396	275	COM ₅₃	9831	-405
174	V _{BA} (L)	4290	-1396	225	DMY ₁₀₀	7590	-1396	276	COM ₅₂	9831	-360
175	V _{BA} (C)	4350	-1396	226	C ₅ -(L)	7650	-1396	277	COM ₅₁	9831	-315
176	V _{BA} (R)	4410	-1396	227	C ₅ -(C)	7710	-1396	278	COM ₅₀	9831	-270
177	DMY ₈₅	4470	-1396	228	C ₅ -(R)	7770	-1396	279	COM ₄₉	9831	-225
178	DMY ₈₆	4530	-1396	229	DMY ₁₀₁	7830	-1396	280	COM ₄₈	9831	-180
179	DMY ₈₇	4590	-1396	230	C ₆ +(L)	7890	-1396	281	COM ₄₇	9831	-135
180	V _{EE} (L)	4650	-1396	231	C ₆ +(C)	7950	-1396	282	COM ₄₆	9831	-90
181	V _{EE} (C)	4710	-1396	232	C ₆ +(R)	8010	-1396	283	COM ₄₅	9831	-45
182	V _{EE} (R)	4770	-1396	233	DMY ₁₀₂	8070	-1396	284	COM ₄₄	9831	0
183	DMY ₈₈	4950	-1396	234	C ₆ -(L)	8130	-1396	285	COM ₄₃	9831	45
184	DMY ₈₉	5010	-1396	235	C ₆ -(C)	8190	-1396	286	COM ₄₂	9831	90
185	V _{SSH} (L)	5190	-1396	236	C ₆ -(R)	8250	-1396	287	COM ₄₁	9831	135
186	V _{SSH} (C)	5250	-1396	237	DMY ₁₀₃	8310	-1396	288	COM ₄₀	9831	180
187	V _{SSH} (R)	5310	-1396	238	DMY ₁₀₄	8370	-1396	289	COM ₃₉	9831	225
188	DMY ₉₀	5370	-1396	239	DMY ₁₀₅	8430	-1396	290	COM ₃₈	9831	270
189	DMY ₉₁	5430	-1396	240	DMY ₁₀₆	8490	-1396	291	COM ₃₇	9831	315
190	C ₁ +(L)	5490	-1396	241	DMY ₁₀₇	8550	-1396	292	COM ₃₆	9831	360
191	C ₁ +(C)	5550	-1396	242	V _{OUT} (L)	8610	-1396	293	COM ₃₅	9831	405
192	C ₁ +(R)	5610	-1396	243	V _{OUT} (C)	8670	-1396	294	COM ₃₄	9831	450
193	DMY ₉₂	5670	-1396	244	V _{OUT} (R)	8730	-1396	295	COM ₃₃	9831	495
194	C ₁ -(L)	5730	-1396	245	DMY ₁₀₈	8910	-1396	296	COM ₃₂	9831	540
195	C ₁ -(C)	5790	-1396	246	COM ₈₀	9023	-1396	297	COM ₃₁	9831	585
196	C ₁ -(R)	5850	-1396	247	COM ₇₉	9068	-1396	298	COM ₃₀	9831	630
197	DMY ₉₃	5910	-1396	248	COM ₇₈	9113	-1396	299	COM ₂₉	9831	675
198	C ₂ +(L)	5970	-1396	249	COM ₇₇	9158	-1396	300	COM ₂₈	9831	720
199	C ₂ +(C)	6030	-1396	250	COM ₇₆	9203	-1396	301	COM ₂₇	9831	765
200	C ₂ +(R)	6090	-1396	251	COM ₇₅	9248	-1396	302	COM ₂₆	9831	810
201	DMY ₉₄	6150	-1396	252	COM ₇₄	9293	-1396	303	COM ₂₅	9831	855
202	C ₂ -(L)	6210	-1396	253	COM ₇₃	9338	-1396	304	COM ₂₄	9831	900
203	C ₂ -(C)	6270	-1396	254	COM ₇₂	9383	-1396	305	COM ₂₃	9831	945
204	C ₂ -(R)	6330	-1396	255	COM ₇₁	9428	-1396	306	COM ₂₂	9831	990

■ PAD COORDINATES 3

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
307	COM ₂₁	9831	1035	358	SEGA ₉	7403	1396	409	SEGA ₂₆	5108	1396
308	COM ₂₀	9831	1080	359	SEGB ₉	7358	1396	410	SEGB ₂₆	5063	1396
309	DMY ₁₁₁	9831	1144	360	SEGC ₉	7313	1396	411	SEGC ₂₆	5018	1396
310	DMY ₁₁₂	9581	1396	361	SEGA ₁₀	7268	1396	412	SEGA ₂₇	4973	1396
311	COM ₁₉	9518	1396	362	SEGB ₁₀	7223	1396	413	SEGB ₂₇	4928	1396
312	COM ₁₈	9473	1396	363	SEGC ₁₀	7178	1396	414	SEGC ₂₇	4883	1396
313	COM ₁₇	9428	1396	364	SEGA ₁₁	7133	1396	415	SEGA ₂₈	4838	1396
314	COM ₁₆	9383	1396	365	SEGB ₁₁	7088	1396	416	SEGB ₂₈	4793	1396
315	COM ₁₅	9338	1396	366	SEGC ₁₁	7043	1396	417	SEGC ₂₈	4748	1396
316	COM ₁₄	9293	1396	367	SEGA ₁₂	6998	1396	418	SEGA ₂₉	4703	1396
317	COM ₁₃	9248	1396	368	SEGB ₁₂	6953	1396	419	SEGB ₂₉	4658	1396
318	COM ₁₂	9203	1396	369	SEGC ₁₂	6908	1396	420	SEGC ₂₉	4613	1396
319	COM ₁₁	9158	1396	370	SEGA ₁₃	6863	1396	421	SEGA ₃₀	4568	1396
320	COM ₁₀	9113	1396	371	SEGB ₁₃	6818	1396	422	SEGB ₃₀	4523	1396
321	COM ₉	9068	1396	372	SEGC ₁₃	6773	1396	423	SEGC ₃₀	4478	1396
322	COM ₈	9023	1396	373	SEGA ₁₄	6728	1396	424	SEGA ₃₁	4433	1396
323	COM ₇	8978	1396	374	SEGB ₁₄	6683	1396	425	SEGB ₃₁	4388	1396
324	COM ₆	8933	1396	375	SEGC ₁₄	6638	1396	426	SEGC ₃₁	4343	1396
325	COM ₅	8888	1396	376	SEGA ₁₅	6593	1396	427	SEGA ₃₂	4298	1396
326	COM ₄	8843	1396	377	SEGB ₁₅	6548	1396	428	SEGB ₃₂	4253	1396
327	COM ₃	8798	1396	378	SEGC ₁₅	6503	1396	429	SEGC ₃₂	4208	1396
328	COM ₂	8753	1396	379	SEGA ₁₆	6458	1396	430	SEGA ₃₃	4163	1396
329	COM ₁	8708	1396	380	SEGB ₁₆	6413	1396	431	SEGB ₃₃	4118	1396
330	COM ₀	8663	1396	381	SEGC ₁₆	6368	1396	432	SEGC ₃₃	4073	1396
331	SEGA ₀	8618	1396	382	SEGA ₁₇	6323	1396	433	SEGA ₃₄	4028	1396
332	SEGB ₀	8573	1396	383	SEGB ₁₇	6278	1396	434	SEGB ₃₄	3983	1396
333	SEGC ₀	8528	1396	384	SEGC ₁₇	6233	1396	435	SEGC ₃₄	3938	1396
334	SEGA ₁	8483	1396	385	SEGA ₁₈	6188	1396	436	SEGA ₃₅	3893	1396
335	SEGB ₁	8438	1396	386	SEGB ₁₈	6143	1396	437	SEGB ₃₅	3848	1396
336	SEGC ₁	8393	1396	387	SEGC ₁₈	6098	1396	438	SEGC ₃₅	3803	1396
337	SEGA ₂	8348	1396	388	SEGA ₁₉	6053	1396	439	SEGA ₃₆	3758	1396
338	SEGB ₂	8303	1396	389	SEGB ₁₉	6008	1396	440	SEGB ₃₆	3713	1396
339	SEGC ₂	8258	1396	390	SEGC ₁₉	5963	1396	441	SEGC ₃₆	3668	1396
340	SEGA ₂	8213	1396	391	SEGA ₂₀	5918	1396	442	SEGA ₃₇	3623	1396
341	SEGB ₃	8168	1396	392	SEGB ₂₀	5873	1396	443	SEGB ₃₇	3578	1396
342	SEGC ₃	8123	1396	393	SEGC ₂₀	5828	1396	444	SEGC ₃₇	3533	1396
343	SEGA ₄	8078	1396	394	SEGA ₂₁	5783	1396	445	SEGA ₃₈	3488	1396
344	SEGB ₄	8033	1396	395	SEGB ₂₁	5738	1396	446	SEGB ₃₈	3443	1396
345	SEGC ₄	7988	1396	396	SEGC ₂₁	5693	1396	447	SEGC ₃₈	3398	1396
346	SEGA ₅	7943	1396	397	SEGA ₂₂	5648	1396	448	SEGA ₃₉	3353	1396
347	SEGB ₅	7898	1396	398	SEGB ₂₂	5603	1396	449	SEGB ₃₉	3308	1396
348	SEGC ₅	7853	1396	399	SEGC ₂₂	5558	1396	450	SEGC ₃₉	3263	1396
349	SEGA ₆	7808	1396	400	SEGA ₂₃	5513	1396	451	SEGA ₄₀	3218	1396
350	SEGB ₆	7763	1396	401	SEGB ₂₃	5468	1396	452	SEGB ₄₀	3173	1396
351	SEGC ₆	7718	1396	402	SEGC ₂₃	5423	1396	453	SEGC ₄₀	3128	1396
352	SEGA ₇	7673	1396	403	SEGA ₂₄	5378	1396	454	SEGA ₄₁	3083	1396
353	SEGB ₇	7628	1396	404	SEGB ₂₄	5333	1396	455	SEGB ₄₁	3038	1396
354	SEGC ₇	7583	1396	405	SEGC ₂₄	5288	1396	456	SEGC ₄₁	2993	1396
355	SEGA ₈	7538	1396	406	SEGA ₂₅	5243	1396	457	SEGA ₄₂	2948	1396
356	SEGB ₈	7493	1396	407	SEGB ₂₅	5198	1396	458	SEGB ₄₂	2903	1396
357	SEGC ₈	7448	1396	408	SEGC ₂₅	5153	1396	459	SEGC ₄₂	2858	1396

■ PAD COORDINATES 4

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
460	SEGA ₄₃	2813	1396	511	SEGA ₆₀	518	1396	562	SEGA ₇₇	-1778	1396
461	SEGB ₄₃	2768	1396	512	SEGB ₆₀	473	1396	563	SEGB ₇₇	-1823	1396
462	SEGC ₄₃	2723	1396	513	SEGC ₆₀	428	1396	564	SEGC ₇₇	-1868	1396
463	SEGA ₄₄	2678	1396	514	SEGA ₆₁	383	1396	565	SEGA ₇₈	-1913	1396
464	SEGB ₄₄	2633	1396	515	SEGB ₆₁	338	1396	566	SEGB ₇₈	-1958	1396
465	SEGC ₄₄	2588	1396	516	SEGC ₆₁	293	1396	567	SEGC ₇₈	-2003	1396
466	SEGA ₄₅	2543	1396	517	SEGA ₆₂	248	1396	568	SEGA ₇₉	-2048	1396
467	SEGB ₄₅	2498	1396	518	SEGB ₆₂	203	1396	569	SEGB ₇₉	-2093	1396
468	SEGC ₄₅	2453	1396	519	SEGC ₆₂	158	1396	570	SEGC ₇₉	-2138	1396
469	SEGA ₄₆	2408	1396	520	SEGA ₆₃	113	1396	571	SEGA ₈₀	-2183	1396
470	SEGB ₄₆	2363	1396	521	SEGB ₆₃	68	1396	572	SEGB ₈₀	-2228	1396
471	SEGC ₄₆	2318	1396	522	SEGC ₆₃	23	1396	573	SEGC ₈₀	-2273	1396
472	SEGA ₄₇	2273	1396	523	SEGA ₆₄	-23	1396	574	SEGA ₈₁	-2318	1396
473	SEGB ₄₇	2228	1396	524	SEGB ₆₄	-68	1396	575	SEGB ₈₁	-2363	1396
474	SEGC ₄₇	2183	1396	525	SEGC ₆₄	-113	1396	576	SEGC ₈₁	-2408	1396
475	SEGA ₄₈	2138	1396	526	SEGA ₆₅	-158	1396	577	SEGA ₈₂	-2453	1396
476	SEGB ₄₈	2093	1396	527	SEGB ₆₅	-203	1396	578	SEGB ₈₂	-2498	1396
477	SEGC ₄₈	2048	1396	528	SEGC ₆₅	-248	1396	579	SEGC ₈₂	-2543	1396
478	SEGA ₄₉	2003	1396	529	SEGA ₆₆	-293	1396	580	SEGA ₈₃	-2588	1396
479	SEGB ₄₉	1958	1396	530	SEGB ₆₆	-338	1396	581	SEGB ₈₃	-2633	1396
480	SEGC ₄₉	1913	1396	531	SEGC ₆₆	-383	1396	582	SEGC ₈₃	-2678	1396
481	SEGA ₅₀	1868	1396	532	SEGA ₆₇	-428	1396	583	SEGA ₈₄	-2723	1396
482	SEGB ₅₀	1823	1396	533	SEGB ₆₇	-473	1396	584	SEGB ₈₄	-2768	1396
483	SEGC ₅₀	1778	1396	534	SEGC ₆₇	-518	1396	585	SEGC ₈₄	-2813	1396
484	SEGA ₅₁	1733	1396	535	SEGA ₆₈	-563	1396	586	SEGA ₈₅	-2858	1396
485	SEGB ₅₁	1688	1396	536	SEGB ₆₈	-608	1396	587	SEGB ₈₅	-2903	1396
486	SEGC ₅₁	1643	1396	537	SEGC ₆₈	-653	1396	588	SEGC ₈₅	-2948	1396
487	SEGA ₅₂	1598	1396	538	SEGA ₆₉	-698	1396	589	SEGA ₈₆	-2993	1396
488	SEGB ₅₂	1553	1396	539	SEGB ₆₉	-743	1396	590	SEGB ₈₆	-3038	1396
489	SEGC ₅₂	1508	1396	540	SEGC ₆₉	-788	1396	591	SEGC ₈₆	-3083	1396
490	SEGA ₅₃	1463	1396	541	SEGA ₇₀	-833	1396	592	SEGA ₈₇	-3128	1396
491	SEGB ₅₃	1418	1396	542	SEGB ₇₀	-878	1396	593	SEGB ₈₇	-3173	1396
492	SEGC ₅₃	1373	1396	543	SEGC ₇₀	-923	1396	594	SEGC ₈₇	-3218	1396
493	SEGA ₅₄	1328	1396	544	SEGA ₇₁	-968	1396	595	SEGA ₈₈	-3263	1396
494	SEGB ₅₄	1283	1396	545	SEGB ₇₁	-1013	1396	596	SEGB ₈₈	-3308	1396
495	SEGC ₅₄	1238	1396	546	SEGC ₇₁	-1058	1396	597	SEGC ₈₈	-3353	1396
496	SEGA ₅₅	1193	1396	547	SEGA ₇₂	-1103	1396	598	SEGA ₈₉	-3398	1396
497	SEGB ₅₅	1148	1396	548	SEGB ₇₂	-1148	1396	599	SEGB ₈₉	-3443	1396
498	SEGC ₅₅	1103	1396	549	SEGC ₇₂	-1193	1396	600	SEGC ₈₉	-3488	1396
499	SEGA ₅₆	1058	1396	550	SEGA ₇₃	-1238	1396	601	SEGA ₉₀	-3533	1396
500	SEGB ₅₆	1013	1396	551	SEGB ₇₃	-1283	1396	602	SEGB ₉₀	-3578	1396
501	SEGC ₅₆	968	1396	552	SEGC ₇₃	-1328	1396	603	SEGC ₉₀	-3623	1396
502	SEGA ₅₇	923	1396	553	SEGA ₇₄	-1373	1396	604	SEGA ₉₁	-3668	1396
503	SEGB ₅₇	878	1396	554	SEGB ₇₄	-1418	1396	605	SEGB ₉₁	-3713	1396
504	SEGC ₅₇	833	1396	555	SEGC ₇₄	-1463	1396	606	SEGC ₉₁	-3758	1396
505	SEGA ₅₈	788	1396	556	SEGA ₇₅	-1508	1396	607	SEGA ₉₂	-3803	1396
506	SEGB ₅₈	743	1396	557	SEGB ₇₅	-1553	1396	608	SEGB ₉₂	-3848	1396
507	SEGC ₅₈	698	1396	558	SEGC ₇₅	-1598	1396	609	SEGC ₉₂	-3893	1396
508	SEGA ₅₉	653	1396	559	SEGA ₇₆	-1643	1396	610	SEGA ₉₃	-3938	1396
509	SEGB ₅₉	608	1396	560	SEGB ₇₆	-1688	1396	611	SEGB ₉₃	-3983	1396
510	SEGC ₅₉	563	1396	561	SEGC ₇₆	-1733	1396	612	SEGC ₉₃	-4028	1396

■ PAD COORDINATES 5

Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm)


PAD No.	Terminal	X(μm)	Y(μm)	PAD No.	Terminal	X (μm)	Y (μm)	PAD No.	Terminal	X (μm)	Y (μm)
613	SEGA ₉₄	-4073	1396	664	SEGA ₁₁₁	-6368	1396	715	COM ₈₁	-8663	1396
614	SEGB ₉₄	-4118	1396	665	SEGB ₁₁₁	-6413	1396	716	COM ₈₂	-8708	1396
615	SEGC ₉₄	-4163	1396	666	SEGC ₁₁₁	-6458	1396	717	COM ₈₃	-8753	1396
616	SEGA ₉₅	-4208	1396	667	SEGA ₁₁₂	-6503	1396	718	COM ₈₄	-8798	1396
617	SEGB ₉₅	-4253	1396	668	SEGB ₁₁₂	-6548	1396	719	COM ₈₅	-8843	1396
618	SEGC ₉₅	-4298	1396	669	SEGC ₁₁₂	-6593	1396	720	COM ₈₆	-8888	1396
619	SEGA ₉₆	-4343	1396	670	SEGA ₁₁₃	-6638	1396	721	COM ₈₇	-8933	1396
620	SEGB ₉₆	-4388	1396	671	SEGB ₁₁₃	-6683	1396	722	COM ₈₈	-8978	1396
621	SEGC ₉₆	-4433	1396	672	SEGC ₁₁₃	-6728	1396	723	COM ₈₉	-9023	1396
622	SEGA ₉₇	-4478	1396	673	SEGA ₁₁₄	-6773	1396	724	COM ₉₀	-9068	1396
623	SEGB ₉₇	-4523	1396	674	SEGB ₁₁₄	-6818	1396	725	COM ₉₁	-9113	1396
624	SEGC ₉₇	-4568	1396	675	SEGC ₁₁₄	-6863	1396	726	COM ₉₂	-9158	1396
625	SEGA ₉₈	-4613	1396	676	SEGA ₁₁₅	-6908	1396	727	COM ₉₃	-9203	1396
626	SEGB ₉₈	-4658	1396	677	SEGB ₁₁₅	-6953	1396	728	COM ₉₄	-9248	1396
627	SEGC ₉₈	-4703	1396	678	SEGC ₁₁₅	-6998	1396	729	COM ₉₅	-9293	1396
628	SEGA ₉₉	-4748	1396	679	SEGA ₁₁₆	-7043	1396	730	COM ₉₆	-9338	1396
629	SEGB ₉₉	-4793	1396	680	SEGB ₁₁₆	-7088	1396	731	COM ₉₇	-9383	1396
630	SEGC ₉₉	-4838	1396	681	SEGC ₁₁₆	-7133	1396	732	COM ₉₈	-9428	1396
631	SEGA ₁₀₀	-4883	1396	682	SEGA ₁₁₇	-7178	1396	733	COM ₉₉	-9473	1396
632	SEGB ₁₀₀	-4928	1396	683	SEGB ₁₁₇	-7223	1396	734	COM ₁₀₀	-9518	1396
633	SEGC ₁₀₀	-4973	1396	684	SEGC ₁₁₇	-7268	1396	735	DMY ₁₁₃	-9581	1396
634	SEGA ₁₀₁	-5018	1396	685	SEGA ₁₁₈	-7313	1396	736	DMY ₁₁₄	-9831	1143
635	SEGB ₁₀₁	-5063	1396	686	SEGB ₁₁₈	-7358	1396	737	COM ₁₀₁	-9831	1080
636	SEGC ₁₀₁	-5108	1396	687	SEGC ₁₁₈	-7403	1396	738	COM ₁₀₂	-9831	1035
637	SEGA ₁₀₂	-5153	1396	688	SEGA ₁₁₉	-7448	1396	739	COM ₁₀₃	-9831	990
638	SEGB ₁₀₂	-5198	1396	689	SEGB ₁₁₉	-7493	1396	740	COM ₁₀₄	-9831	945
639	SEGC ₁₀₂	-5243	1396	690	SEGC ₁₁₉	-7538	1396	741	COM ₁₀₅	-9831	900
640	SEGA ₁₀₃	-5288	1396	691	SEGA ₁₂₀	-7583	1396	742	COM ₁₀₆	-9831	855
641	SEGB ₁₀₃	-5333	1396	692	SEGB ₁₂₀	-7628	1396	743	COM ₁₀₇	-9831	810
642	SEGC ₁₀₃	-5378	1396	693	SEGC ₁₂₀	-7673	1396	744	COM ₁₀₈	-9831	765
643	SEGA ₁₀₄	-5423	1396	694	SEGA ₁₂₁	-7718	1396	745	COM ₁₀₉	-9831	720
644	SEGB ₁₀₄	-5468	1396	695	SEGB ₁₂₁	-7763	1396	746	COM ₁₁₀	-9831	675
645	SEGC ₁₀₄	-5513	1396	696	SEGC ₁₂₁	-7808	1396	747	COM ₁₁₁	-9831	630
646	SEGA ₁₀₅	-5558	1396	697	SEGA ₁₂₂	-7853	1396	748	COM ₁₁₂	-9831	585
647	SEGB ₁₀₅	-5603	1396	698	SEGB ₁₂₂	-7898	1396	749	COM ₁₁₃	-9831	540
648	SEGC ₁₀₅	-5648	1396	699	SEGC ₁₂₂	-7943	1396	750	COM ₁₁₄	-9831	495
649	SEGA ₁₀₆	-5693	1396	700	SEGA ₁₂₃	-7988	1396	751	COM ₁₁₅	-9831	450
650	SEGB ₁₀₆	-5738	1396	701	SEGB ₁₂₃	-8033	1396	752	COM ₁₁₆	-9831	405
651	SEGC ₁₀₆	-5783	1396	702	SEGC ₁₂₃	-8078	1396	753	COM ₁₁₇	-9831	360
652	SEGA ₁₀₇	-5828	1396	703	SEGA ₁₂₄	-8123	1396	754	COM ₁₁₈	-9831	315
653	SEGB ₁₀₇	-5873	1396	704	SEGB ₁₂₄	-8168	1396	755	COM ₁₁₉	-9831	270
654	SEGC ₁₀₇	-5918	1396	705	SEGC ₁₂₄	-8213	1396	756	COM ₁₂₀	-9831	225
655	SEGA ₁₀₈	-5963	1396	706	SEGA ₁₂₅	-8258	1396	757	COM ₁₂₁	-9831	180
656	SEGB ₁₀₈	-6008	1396	707	SEGB ₁₂₅	-8303	1396	758	COM ₁₂₂	-9831	135
657	SEGC ₁₀₈	-6053	1396	708	SEGC ₁₂₅	-8348	1396	759	COM ₁₂₃	-9831	90
658	SEGA ₁₀₉	-6098	1396	709	SEGA ₁₂₆	-8393	1396	760	COM ₁₂₄	-9831	45
659	SEGB ₁₀₉	-6143	1396	710	SEGB ₁₂₆	-8438	1396	761	COM ₁₂₅	-9831	0
660	SEGC ₁₀₉	-6188	1396	711	SEGC ₁₂₆	-8483	1396	762	COM ₁₂₆	-9831	-45
661	SEGA ₁₁₀	-6233	1396	712	SEGA ₁₂₇	-8528	1396	763	COM ₁₂₇	-9831	-90
662	SEGB ₁₁₀	-6278	1396	713	SEGB ₁₂₇	-8573	1396	764	COM ₁₂₈	-9831	-135
663	SEGC ₁₁₀	-6323	1396	714	SEGC ₁₂₇	-8618	1396	765	COM ₁₂₉	-9831	-180

■ PAD COORDINATES 6


Chip Size 19930μm x 3060μm (Chip Center 0μm x 0μm)

PAD No.	Terminal	X(μm)	Y(μm)
766	COM ₁₃₀	-9831	-225
767	COM ₁₃₁	-9831	-270
768	COM ₁₃₂	-9831	-315
769	COM ₁₃₃	-9831	-360
770	COM ₁₃₄	-9831	-405
771	COM ₁₃₅	-9831	-450
772	COM ₁₃₆	-9831	-495
773	COM ₁₃₇	-9831	-540
774	COM ₁₃₈	-9831	-585
775	COM ₁₃₉	-9831	-630
776	COM ₁₄₀	-9831	-675
777	COM ₁₄₁	-9831	-720
778	COM ₁₄₂	-9831	-765
779	COM ₁₄₃	-9831	-810
780	COM ₁₄₄	-9831	-855
781	COM ₁₄₅	-9831	-900
782	COM ₁₄₆	-9831	-945
783	COM ₁₄₇	-9831	-990
784	COM ₁₄₈	-9831	-1035
785	COM ₁₄₉	-9831	-1080
786	DMY ₁₁₅	-9831	-1144

■ BLOCK DIAGRAM



■ POWER SUPPLY CIRCUITS BLOCK DIAGRAM



■ TERMINAL DESCRIPTION 1

No.	Symbol	I/O	Function
30-32, 83-85	V_{DD}	Power	Power supply for logic circuits
50-52, 120-122	V_{SS}	Power	GND for logic circuits
143-145, 185-187	V_{SSH}	Power	GND for high voltage circuits
58-60	V_{DDA}	Power	This terminal is internally connected to the V_{DD} level. • This terminal is used to fix the selection terminals to the V_{DD} level. Note) Do not use this terminal for a main power supply.
16-18, 70-72	V_{SSA}	Power	This terminal is internally connected to the V_{SS} level. • This terminal is used to fix the selection terminals of the V_{SS} level. Note) Do not use this terminal for a main GND.
148-150, 151-153, 155-157, 158-160, 162-164	V_{LCD} V_1 V_2 V_3 V_4	Power/O	LCD driving voltages • When the internal voltage booster is not used, external LCD driving voltages (V_1 to V_4 and V_{LCD}) must be supplied on these terminals. The external voltages must be maintained with the following relation. $V_{SS} < V_4 < V_3 < V_2 < V_1 < V_{LCD}$ • When the internal voltage booster is used, the LCD driving voltages (V_1 to V_4 and V_{LCD}) are enabled by the "Power control" instruction. The capacitors between the V_{SS} and these terminals are necessary.
190-192, 194-196	C_1^+ C_1^-	O	Capacitor connection terminals for the voltage booster
198-200, 202-204	C_2^+ C_2^-	O	Capacitor connection terminals for the voltage booster
206-208, 210-212	C_3^+ C_3^-	O	Capacitor connection terminals or the voltage booster
214-216, 218-220	C_4^+ C_4^-	O	Capacitor connection terminals for the voltage booster
222-224, 226-228	C_5^+ C_5^-	O	Capacitor connection terminals for the voltage booster
230-232, 234-236	C_6^+ C_6^-	O	Capacitor connection terminals for the voltage booster
174-176	V_{BA}	O	Output of the reference-voltage generator
170-172	V_{REF}	I	Input of the Voltage regulator
180-182	V_{EE}	Power	Input of the Voltage booster input • This terminal is normally connected to the V_{DD} level.
242-244	V_{OUT}	Power/O	Output of the Voltage booster Input for high voltage circuits in using external power supply
165-167	V_{REG}	O	Output of the Voltage regulator
39	RESb	I	Reset Active "0"


■ TERMINAL DESCRIPTION 2

No.	Symbol	I/O	Function						
88	D ₀ /SCL	I/O	<u>Parallel interface:</u> D ₇ to D ₀ : 8-bit bi-directional bus •In the parallel interface mode (P/S="1"), these terminals connect to 8-bit bi-directional MPU bus.						
90	D ₁ /SDA	I/O	<u>Serial interface:</u> SDA : serial data SCL : serial clock						
94	D ₃ /SMODE	I/O	SMODE : 3-/4-line serial interface mode selection SPOL : RS polarity selection (in the 3-line serial interface mode)						
96	D ₄ /SPOL	I/O	•In the 3-/4-line serial interface mode (P/S="0"), the D ₀ terminal is assigned to the SCL and the D ₁ terminal to the SDA. •In the 3-line serial interface mode, the D ₄ terminal is assigned to the SPOL.						
92, 98, 100,102	D ₂ , D ₅ , D ₆ , D ₇	I/O	•Serial data on the SDA is fetched at the rising edge of the SCL signal in the order of the D ₇ , D ₆ ...D ₀ , and the fetched data is converted into 8-bit parallel data at the falling edge of the 8th SCL signal. •The SCL signal must be set to "0" after data transmissions or during non-access.						
104,106,108, 110,112,114, 116,118	D ₈ , D ₉ , D ₁₀ , D ₁₁ , D ₁₂ , D ₁₃ , D ₁₄ , D ₁₅	I/O	8-bit bi-directional bus •In the 16-bit data bus mode, these terminals are assigned to the upper 8-bit data bus. •In the serial interface mode or 8-bit data bus mode of the parallel interface, these terminals must be fixed to "1" or "0".						
43	CSb	I	Chip select Active "0"						
47	RS	I	Resister select •This signal distinguishes transferred data as an instruction or display data as follows. <table><tr><td>RS</td><td>H</td><td>L</td></tr><tr><td>Distinct.</td><td>Instruction</td><td>Display data</td></tr></table>	RS	H	L	Distinct.	Instruction	Display data
RS	H	L							
Distinct.	Instruction	Display data							
79	RDb (E)	I	<u>80 series MPU interface (P/S="1", SEL68="0")</u> RDb signal. Active "0". <u>68 series MPU interface (P/S="1", SEL68="1")</u> Enable signal. Active "1".						
75	WRb (R/W)	I	<u>80 series MPU interface (P/S="1", SEL68="0")</u> WRb signal. Active "0". <u>68 series MPU interface (P/S="1", SEL68="1")</u> R/W signal. <table><tr><td>R/W</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>Read</td><td>Write</td></tr></table>	R/W	H	L	Status	Read	Write
R/W	H	L							
Status	Read	Write							

■ TERMINAL DESCRIPTION 3

No.	Symbol	I/O	Function																		
67	SEL68	I	MPU interface type select <table><tr><td>SEL68</td><td>H</td><td>L</td></tr><tr><td>Status</td><td>68 series</td><td>80 series</td></tr></table>	SEL68	H	L	Status	68 series	80 series												
SEL68	H	L																			
Status	68 series	80 series																			
63	P/S	I	Parallel / serial interface mode selection <table><tr><td>P/S</td><td>Chip Select</td><td>Data/Instruction</td><td>Data</td><td>Read/Write</td><td>Serial clock</td></tr><tr><td>H</td><td>CSb</td><td>RS</td><td>D0 to D7</td><td>RDb, WRb</td><td>-</td></tr><tr><td>L</td><td>CSb</td><td>RS</td><td>SDA (D1)</td><td>Write only</td><td>SCL (D0)</td></tr></table> •Since the D₁₅ to D₅ and D₂ terminals are in the high impedance in the serial inter face mode (P/S="0"), they must be fixed to "1" or "0". The RDb and WRb terminals also must be "1" or "0".	P/S	Chip Select	Data/Instruction	Data	Read/Write	Serial clock	H	CSb	RS	D0 to D7	RDb, WRb	-	L	CSb	RS	SDA (D1)	Write only	SCL (D0)
P/S	Chip Select	Data/Instruction	Data	Read/Write	Serial clock																
H	CSb	RS	D0 to D7	RDb, WRb	-																
L	CSb	RS	SDA (D1)	Write only	SCL (D0)																
124	CL	I/O	This terminal must be opened.																		
127	FLM	I/O	This terminal must be opened.																		
130	FR	I/O	This terminal must be opened.																		
24	TEST ₁	I	Maker test terminal This terminal should be fixed to "0".																		
55	TEST ₂	I	Maker test terminal This terminal must be fixed to "1".																		

■ TERMINAL DESCRIPTION 4

No.	Symbol	I/O	Function															
331-714	SEGA ₀ to SEGA ₁₂₇ , SEGB ₀ to SEGB ₁₂₇ , SEGC ₀ to SEGC ₁₂₇	O	Segment output <table><tr><th>REV Mode</th><th>Turn-off</th><th>Turn-on</th></tr><tr><td>Normal</td><td>0</td><td>1</td></tr><tr><td>Reverse</td><td>1</td><td>0</td></tr></table> •These terminals output LCD driving waveforms in accordance with the combination of the FR signal and display data. <u>In the B/W mode</u> FR signal Display data Normal display mode Reverse display mode 	REV Mode	Turn-off	Turn-on	Normal	0	1	Reverse	1	0						
REV Mode	Turn-off	Turn-on																
Normal	0	1																
Reverse	1	0																
311-330, 260-308, 246-257, 715-734, 737-785, 2-13	COM ₀ to COM ₁₆₁	O	Common output •These terminals output LCD driving waveforms in accordance with the combination of the FR signal and scanning data. <table><tr><th>Data</th><th>FR</th><th>Output level</th></tr><tr><td>H</td><td>H</td><td>V_{SS}</td></tr><tr><td>L</td><td>H</td><td>V₁</td></tr><tr><td>H</td><td>L</td><td>V_{LCD}</td></tr><tr><td>L</td><td>L</td><td>V₄</td></tr></table>	Data	FR	Output level	H	H	V _{SS}	L	H	V ₁	H	L	V _{LCD}	L	L	V ₄
Data	FR	Output level																
H	H	V _{SS}																
L	H	V ₁																
H	L	V _{LCD}																
L	L	V ₄																
137, 140	OSC ₁ OSC ₂	I O	OSC •When the internal oscillator clock is used, OSC₁ terminal must be fixed to “1” or “0”, and the OSC₂ terminal must be opened. When the oscillation frequency from the internal oscillator is adjusted by an external resistor between OSC₁ terminal and OSC₂ •When an external oscillator is used, external clock is input to the OSC₁ terminal or an external resistor is connected between the OSC₁ and OSC₂ terminals.															
133	CLK	I/O	This terminal must be opened.															

(Terminal No.14,15,20-23,25-29,33-38,40-42,44-46,48,49,53,54,56,57,61,62,64-66,68,69,73,74,76-78,80-82, 86,87,89,91,93,95,97,99,101,103,105,107,109,111,113,115,117,119,123,125,126,128,129,131,132,134-136, 138,139,141,142,146,147,154,161,168,169,173,177-179,183,184,188,189,193,197,201,205,209,213,217,221, 225,229,233,237-241,245,258,259,309,310,735,736, and 786 are dummy.)

■ Functional Description

(1) MPU Interface

(1-1) Selection of parallel / serial interface mode

The P/S terminal is used to select parallel or serial interface mode as shown in the following table. In the serial interface mode, it is not possible to read out display data from the DDRAM and status from the internal registers.

Table1

P/S	P/S mode	CSb	RS	RDb	WRb	SEL68	SDA	SCL	Data
H	Parallel I/F	CSb	RS	RDb	WRb	SEL68			D ₇ -D ₀ (D ₁₅ -D ₀)
L	Serial I/F	CSb	RS	-	-	-	SDA	SCL	-

Note 1) “-” mark: Fix to “1” or “0”.

(1-2) Selection of MPU interface type

In the parallel interface mode, the SEL68 terminal is used to select 68- or 80-series MPU interface type as shown in the following table.

Table2

SEL68	MPU type	CSb	RS	RDb	WRb	Data
H	68 series MPU	CSb	RS	E	R/W	D ₇ -D ₀ (D ₁₅ -D ₀)
L	80 series MPU	CSb	RS	RDb	WRb	D ₇ -D ₀ (D ₁₅ -D ₀)

(1-3) Data distinction

In the parallel interface mode, the combination of RS, RDb, and WRb (R/W) signals distinguishes transferred data between the LSI and MPU as instruction or display data, as shown in the following table.

Table3

RS	68 series	80 series		Function
	R/W	RDb	WRb	
H	H	L	H	Read out instruction data
H	L	H	L	Write instruction data
L	H	L	H	Read out display data
L	L	H	L	Write display data

(1-4) Selection of serial interface mode

In the serial interface mode, the SMODE terminal is used to select the 3- or 4-line serial interface mode as shown in the following table.

Table4

SMODE	Serial interface mode
H	3-line
L	4-line

(1-5) 4-line serial interface mode

In the 4-line serial interface mode, when the chip select is active ($CSb=“0”$), the SDA and the SCL are enabled. When the chip select is not active ($CSb=“1”$), the SDA and the SCL are disabled and the internal shift register and the counter are being initialized. The 8-bit serial data on the SDA is fetched at the rising edge of the SCL signal (serial clock) in order of the $D_7, D_6 \dots D_0$, and the fetched data is converted into the 8-bit parallel data at the rising edge of the 8th SCL signal.

In the 4-line serial interface mode, the transferred data on the SDA is distinguished as display data or instruction data in accordance with the condition of the RS signal.

Table5

RS	Data distinction
H	Instruction data
L	Display data

Since the serial interface operation is sensitive to external noises, the SCL should be set to “0” after data transmissions or during non-access. To release a mal-function caused by the external noises, the chip-selected status should be released ($CSb=“1”$) after each of the 8-bit data transmissions. The following figure illustrates the interface timing for the 4-line serial interface operation.




Fig1 4-line serial interface timing

(1-6) 3-line serial interface mode

In the 3-line serial interface mode, when the chip select is active ($CSb=“0”$), the SDA and SCL are enabled. When the chip select is not active ($CSb=“1”$), the SDA and SCL are disabled and the internal shift register and counter are being initialized. 9-bit serial data on the SDA is fetched at the rising edge of the SCL signal in order of the RS, $D_7, D_6 \dots D_0$, and the fetched data is converted into the 9-bit parallel data at the rising edge of the 9th SCL signal.

In the 3-line serial interface mode, data on the SDA is distinguished as display data or instruction data in accordance with the condition of the RS bit of SDA data and the status of the SPOL, as follows.

Table6

SPOL=L		SPOL=H	
RS	Data distinction	RS	Data distinction
L	Display data	L	Instruction data
H	Instruction data	H	Display data

Since the serial interface operation is sensitive to external noises, the SCL must be set to "0" after data transmissions or during non-access. To release a mal-function caused by the external noises, the chip-selected status should be released (CSb="1") after each of 9-bit data transmissions. The following figure illustrates the interface timing of the 3-line serial interface operation.




Fig2 3-line serial interface timing

(2) Access to the DDRAM

When the CSb signal is "0", the transferred data from MPU is written into the DDRAM or instruction register in accordance with the condition of the RS signal.

When the RS signal is "1", the transferred data is distinguished as display data. After the "column address" and "row address" instructions are executed, the display data can be written into the DDRAM by the "display data write" instruction. The display data is written at the rising edge of the WRb signal in the 80 series MPU mode, or at the falling edge of the E signal in the 68 series MPU mode.

Table6

RS	Data
L	Display RAM Data
H	Internal Command Register

In the sequence of the "display data read" operation, the transferred data from MPU is temporarily held in the internal bus-holder, and then transferred to the internal data-bus. When the "display data read" operation is executed just after the "column address" and "row address" instructions or "display data write" instruction, unexpected data on the bus-holder is read out at the 1st execution, then the data of designated DDRAM address is read out from the 2nd execution. For this reason, a dummy read cycle must be executed to avoid the unexpected 1st data read.




Fig3

Note) In the 16-bit data bus mode, instruction data must be 16-bit as well as the display data.

(3) Access to the instruction register

Each instruction registers is assigned to each address between 0_H and F_H , and the content of the instruction register can be read out by the combination of the "Instruction register address" and "Instruction register read".




Fig4

(4) 8-/16-bit data bus length for display data (in the parallel interface mode)

The 8- or 16-bit data bus length for display data is determined by the "WLS" of the "Data bus length" instruction.

In the 16-bit data bus mode, instruction data must be 16-bit data (D_{15} to D_0) as well as display data. However, for the access to the instruction register, the only lower 8-bit data (D_7 to D_0) of the 16-bit data is valid. For the access to the DDRAM, all of the 16-bit data (D_{15} to D_0) is valid.

Table8

WLS	Data bus length mode
L	8-bit
H	16-bit

(5) Initial display line register

The initial display line register specifies the line address, corresponding to the initial COM line, by the "Initial display line" instruction. The initial COM line signifies the common driver, starting scanning the display data in the DDRAM, and specified by the "Initial COM line" instruction.

The line address, established in the initial display line register, is preset into the line counter whenever the FLM signal becomes "1". At the rising edge of the CL signal, the line counter is counted-up and addressed 384-bit display data corresponding to the counted-up line address, is latched into the data latch circuit. At the falling edge of the CL signal, the latched data outputs to the segment drivers.

(6) DDRAM mapping
The DDRAM is capable of 1,536-bit (12-bit x 128-segment) for the column address and 162-bit for the row address.

In the gradation mode, each pixel for RGB corresponds to successive 3-segment drivers, and each segment driver has 16-gradation. Therefore, the LSI can drive up to 128x162 pixels in 4096-color display (16-gradation x 16-gradation x 16-gradation).

- In the 8-bit data bus length mode




Fig5

- In the 16-bit data bus length mode




Fig6

In the B&W mode, only MSB data from each 4-bit display data group in the DDRAM is used. Therefore, 384 x 162 pixels in the B&W and 128 x 162 pixels in the 8-gradation are available.

The range of the column address varies depending on data bus length. The range between 00_H and FF_H is used in the 8-bit data bus length and the range between 00_H and $7F_H$ is in the 16-bit data bus length.

The increments for the column address and row address are set to the auto-increment mode by programming the "AXI" and "AYI" registers of the "Increment control" instruction. In this mode, the contents of the column address and row address counters automatically increment whenever the DDRAM is accessed.

The column address and row address counters, independent of the line counter. They are used to designate the column and row addresses for the display data transferred from MPU. On the other hand, the line counter is used to generate the line address, and output display data to the segment drivers, being synchronized with the display control timing of the FLM and CL signals.

RAM Map 1

Mode	WLS	ABS	HSW	REF	256	SEG0									SEG1									SEG126									SEG127								
						Palette A A3 A2 A1 A0 B3 B2 B1 B0 C3 C2 C1 C0	Palette B B3 B2 B1 B0 C3 C2 C1 C0	Palette C C3 C2 C1 C0	Palette A A3 A2 A1 A0 B3 B2 B1 B0 C3 C2 C1 C0	Palette B B3 B2 B1 B0 C3 C2 C1 C0	Palette C C3 C2 C1 C0	Palette A A3 A2 A1 A0 B3 B2 B1 B0 C3 C2 C1 C0	Palette B B3 B2 B1 B0 C3 C2 C1 C0	Palette C C3 C2 C1 C0	Palette A A3 A2 A1 A0 B3 B2 B1 B0 C3 C2 C1 C0	Palette B B3 B2 B1 B0 C3 C2 C1 C0	Palette C C3 C2 C1 C0	Palette A A3 A2 A1 A0 B3 B2 B1 B0 C3 C2 C1 C0	Palette B B3 B2 B1 B0 C3 C2 C1 C0	Palette C C3 C2 C1 C0	Palette A A3 A2 A1 A0 B3 B2 B1 B0 C3 C2 C1 C0	Palette B B3 B2 B1 B0 C3 C2 C1 C0	Palette C C3 C2 C1 C0																		
16bit	1	0	X	0	0	X=00H									X=01H									X=7EH									X=7FH								
	1	0	X	1	0	X=7FH									X=7EH									X=00H									X=00H								
	1	1	X	0	0	X=00H									X=01H									X=7EH									X=7FH								
	1	1	X	0	0	X=00H									X=01H									X=7EH									X=7FH								
	1	1	X	1	0	X=7FH									X=7EH									X=00H									X=00H								
8bit	0	1	0	0	0	X=FEH									X=FEH									X=FEH									X=FEH								
	0	1	0	1	0	X=FEH									X=FEH									X=FEH									X=FEH								
	0	1	0	0	0	X=00H									X=01H									X=02H									X=03H								
	0	1	0	1	0	X=FEH									X=FEH									X=FEH									X=FEH								
	0	X	1	0	0	X=00H									X=01H									X=02H									X=03H								

RAM Map 2 (256 Color Mode)

Mode	WLS	ABS	HSW	REF	256	SEG0									SEG1									SEG126									SEG127								
8bit	0	X	X	0	1	X=00H									X=01H									X=7EH									X=7FH								
	0	X	X	1	1	X=7FH									X=7EH									X=01H									X=00H								
	0	X	X	1	1	X=FEH									X=FEH									X=FEH									X=FEH								
	0	X	X	1	1	X=FEH									X=FEH									X=FEH									X=FEH								

SWAP

REF	SWAP	Palette A	Palette B	Palette C
0	0	SEGAx	SEGAx	SEGAx
1	1	SEGAx	SEGAx	SEGAx
0	1	SEGAx	SEGAx	SEGAx
1	0	SEGAx	SEGAx	SEGAx

Note 1) In the 256-color mode, the vacant LSB bit is filled with "1".
 Note 2) The function of 256-color mode is different from that of fixed 8-gradation mode (fixed 256-color mode).
 Note 3) The written data in the DD RAM in "C256"=0 is not compatible with the data in "C256"=1.
 Note 4) In the 256-color mode, only 8-bit length mode is available, but 16-bit is not.

(7) Window addressing mode

In addition to the above usual DDRAM addressing, it is possible to access some part of DDRAM in using the window addressing mode, in which the start and end points are designated. The start point is determined by the "column address" and "row address" instructions, and the end point is determined by the "Window end column address" and "Window end row address" instructions. The setting example of the window addressing is listed, as follows.

1. Set WIN=1, AXI=1 and AYI=1 by the "Increment control" instruction
2. Set the start point by the "column address" and "row address" instructions
3. Set the end point by the "Window end column address" and "Window end row address" instructions
4. Enable to access to the DDRAM in the window addressing mode

In the window addressing mode (WIN=1, AXI=1, AYI=1), the read-modify-write operation is available by setting "0" to the "AIM" register of the "Increment control" instruction.

And in the window addressing mode, the following start and end point must be maintained to abide a malfunction.

$$\begin{aligned} AX \text{ (column address of start point)} &\leq EX \text{ (column address of end point)} \leq \text{Maximum of column address} \\ AY \text{ (row address of start point)} &\leq EY \text{ (row address of end point)} \leq \text{Maximum of row address} \end{aligned}$$




Fig7

(8) Reverse display ON/OFF

The "Reverse display ON/OFF" function is used to reverse the display data without changing the contents of the DDRAM.

Table9

REV	Display	DDRAM data → Display data	
0	Normal	0	0
		1	1
1	Reverse	0	1
		1	0

(9) Segment direction

The "Segment direction" function is used to reverse the assignment for the segment drivers and column address, and it is possible to reduce the restrictions for the placement of the LSI on the LCD modules.

(10) The relationship among the DDRAM column address, display data and segment drivers

In the Color mode, and 16-bit data bus mode

HSW	ABS	REF	SWAP	Column address / bit / segment assign																											
*	0	0	0	X=00 _H												↔	X=7F _H														
*	0	1	1	X=7F _H												↔	X=00 _H														
				D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₀	D ₉	D ₈	D ₇	D ₄	D ₃	D ₂	D ₁	↕	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₀	D ₉	D ₈	D ₇	D ₄	D ₃	D ₂	D ₁			
				palette A				palette B				palette C				↕	palette A				palette B				palette C						
				SEGA ₀				SEGB ₀				SEGC ₀				↕	SEGA ₁₂₇				SEGB ₁₂₇				SEGC ₁₂₇						

HSW	ABS	REF	SWAP	Column address / bit / segment assign																								
*	0	0	1	X=00 _H												↔	X=7F _H											
*	0	1	0	X=7F _H												↔	X=00 _H											
				D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₀	D ₉	D ₈	D ₇	D ₄	D ₃	D ₂	D ₁	↕	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₀	D ₉	D ₈	D ₇	D ₄	D ₃	D ₂	D ₁
				palette A				palette B				palette C				↕	palette A				palette B				palette C			
				SEGC ₀				SEGB ₀				SEGA ₀				↕	SEGC ₁₂₇				SEGB ₁₂₇				SEGA ₁₂₇			

HSW	ABS	REF	SWAP	Column address / bit / segment assign																								
*	1	0	0	X=00 _H												↔	X=7F _H											
*	1	1	1	X=7F _H												↔	X=00 _H											
				D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↕	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				palette A				palette B				palette C				↕	palette A				palette B				palette C			
				SEGA ₀				SEGB ₀				SEGC ₀				↕	SEGA ₁₂₇				SEGB ₁₂₇				SEGC ₁₂₇			

HSW	ABS	REF	SWAP	Column address / bit / segment assign																								
*	1	0	1	X=00 _H												↔	X=7F _H											
*	1	1	0	X=7F _H												↔	X=00 _H											
				D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↕	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				palette A				palette B				palette C				↕	palette A				palette B				palette C			
				SEGC ₀				SEGB ₀				SEGA ₀				↕	SEGC ₁₂₇				SEGB ₁₂₇				SEGA ₁₂₇			

In the Color mode, and 8-bit data bus mode

HSW	ABS	REF	SWAP	Column address / bit / segment assign																									
0	0	0	0	X=00 _H								X=01 _H				↔		X=FE _H						X=FF _H					
0	0	1	1	X=FE _H								X=FF _H				↔		X=00 _H						X=01 _H					
				D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁	↔		D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁
				palette A				palette B				palette C				↔		palette A				palette B				palette C			
				SEGA ₀				SEGB ₀				SEGC ₀				↕		SEGA ₁₂₇				SEGB ₁₂₇				SEGC ₁₂₇			

HSW	ABS	REF	SWAP	Column address / bit / segment assign																								
0	0	0	1	X=00 _H								X=01 _H				↔	X=FE _H								X=FF _H			
0	0	1	0	X=FE _H								X=FF _H				↔	X=00 _H								X=01 _H			
				D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁	↔	D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁
				palette A				palette B				palette C				↔	palette A				palette B				palette C			
				SEGC ₀				SEGB ₀				SEGA ₀				↔	SEGC ₁₂₇				SEGB ₁₂₇				SEGA ₁₂₇			

HSW	ABS	REF	SWAP	Column address / bit / segment assign																									
0	1	0	0	X=00 _H				X=01 _H								↔		X=FE _H				X=FF _H							
0	1	1	1	X=FE _H				X=FF _H								↔		X=00 _H				X=01 _H							
				D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↔		D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				palette A				palette B				palette C				↔		palette A				palette B				palette C			
				SEGA ₀				SEGB ₀				SEGC ₀				↕		SEGA ₁₂₇				SEGB ₁₂₇				SEGC ₁₂₇			

HSW	ABS	REF	SWAP	Column address / bit / segment assign																									
0	1	0	1	X=00 _H				X=01 _H								↔		X=FE _H				X=FF _H							
0	1	1	0	X=FE _H				X=FF _H								↔		X=00 _H				X=01 _H							
				D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↔		D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				palette A				palette B				palette C				↔		palette A				palette B				palette C			
				SEGC ₀				SEGB ₀				SEGA ₀				↔		SEGC ₁₂₇				SEGB ₁₂₇				SEGA ₁₂₇			

- 28 - *New Japan Radio Co., Ltd.*

In the Color mode, 8-bit data bus mode, and C256 mode (C256=1)

HSW	ABS	REF	SWAP	Column address / bit / segment assign																	
*	*	0	0	X=00 _H								↔	X=7F _H								
*	*	1	1	X=7F _H								↔	X=00 _H								
				D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↔	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
				palette A			palette B			palette C		↔	palette A			palette B			palette C		
				SEGA ₀			SEGB ₀			SEGC ₀		↔	SEGA ₁₂₇			SEGB ₁₂₇			SEGC ₁₂₇		

HSW	ABS	REF	SWAP	Column address / bit / segment assign																
*	*	0	1	X=00 _H								↔	X=7F _H							
*	*	1	0	X=7F _H								↔	X=00 _H							
				D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↔	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				palette A			palette B			palette C		↔	palette A			palette B			palette C	
				SEGC ₀			SEGB ₀			SEGA ₀		↔	SEGC ₁₂₇			SEGB ₁₂₇			SEGA ₁₂₇	

In the B&W mode, and 16-bit data bus mode

HSW	ABS	REF	SWAP	Column address / bit / segment assign																																
*	0	0	0	X=00 _H																↔	X=7F _H															
*	0	1	1	X=7F _H																↔	X=00 _H															
				D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↕	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				SEGA ₀					SEGB ₀						SEGC ₀						↕	SEGA ₁₂₇					SEGB ₁₂₇					SEGC ₁₂₇				

HSW	ABS	REF	SWAP	Column address / bit / segment assign																																
*	0	0	1	X=00 _H																↔	X=7F _H															
*	0	1	0	X=7F _H																↔	X=00 _H															
				D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↑ ↓	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
				SEGC ₀					SEGB ₀						SEGA ₀						↑ ↓	SEGC ₁₂₇					SEGB ₁₂₇					SEGA ₁₂₇				

HSW	ABS	REF	SWAP	Column address / bit / segment assign																																	
*	1	0	0	X=00 _H																↔	X=7F _H																
*	1	1	1	X=7F _H																↔	X=00 _H																
				D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↕	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
								SEGA ₀					SEGB ₀				SEGC ₀				↕					SEGA ₁₂₇					SEGB ₁₂₇				SEGC ₁₂₇		

HSW	ABS	REF	SWAP	Column address / bit / segment assign																																	
*	1	0	1	X=00 _H																↔	X=7F _H																
*	1	1	0	X=7F _H																↔	X=00 _H																
				D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↕	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
								SEGC ₀				SEGB ₀				SEGA ₀				↕					SEGC ₁₂₇				SEGB ₁₂₇				SEGA ₁₂₇				

In the B&W mode, and 8-bit data bus mode

HSW	ABS	REF	SWAP	Column address / bit / segment assign																												
0	0	0	0	X=00 _H						X=01 _H				↔		X=FE _H						X=FF _H										
0	0	1	1	X=FE _H						X=FF _H				↔		X=00 _H						X=01 _H										
				D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁	↕		D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁			
				SEGA ₀															↕		SEGA ₁₂₇											

HSW	ABS	REF	SWAP	Column address / bit / segment assign																									
0	0	0	1	X=00 _H				X=01 _H				↔	X=FE _H				X=FF _H												
0	0	1	0	X=FE _H				X=FF _H				↔	X=00 _H				X=01 _H												
				D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁	↕	D ₇	D ₆	D ₅	D ₄	D ₂	D ₁	D ₀	D ₇	D ₄	D ₃	D ₂	D ₁	
				SEGC ₀				SEGB ₀				SEGA ₀					↕	SEGC ₁₂₇				SEGB ₁₂₇				SEGA ₁₂₇			


HSW	ABS	REF	SWAP	Column address / bit / segment assign																													
0	1	0	0	X=00 _H				X=01 _H								↔		X=FE _H				X=FF _H											
0	1	1	1	X=FE _H				X=FF _H								↔		X=00 _H				X=01 _H											
				D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↑ ↓		D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				
				SEGA ₀															↑ ↓		SEGA ₁₂₇												
				SEGB ₀																SEGB ₁₂₇													
				SEGC ₀													SEGC ₁₂₇																

HSW	ABS	REF	SWAP	Column address / bit / segment assign																										
0	1	0	1	X=00 _H				X=01 _H								↔		X=FE _H				X=FF _H								
0	1	1	0	X=FE _H				X=FF _H								↔		X=00 _H				X=01 _H								
				D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	↑ ↓	D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
				SEGC ₀				SEGB ₀				SEGA ₀					↑ ↓	SEGC ₁₂₇				SEGB ₁₂₇					SEGA ₁₂₇			


HSW				Column-address / bit / segment assign																							
1	*	REF	SWAF																								
				X=BEH				X=BFH				X=BDH				X=BEH				X=BFH							
				SEGC 0	D3			SEGB 0	D7			SEGA 0	D7			SEGC 1	D7			SEGB 1	D7			SEGA 1	D7		
					D2				D6				D6				D6				D6				D6		
					D1				D5				D5				D5				D5				D5		
					D0				D4				D4				D4				D4				D4		

Bit assignments between write and read data (in the 16-bit data bus mode)

ABS=0




ABS=1




Examples of write and read data (In the 8 bit bus mode)


ABS=0, HSW=0, C256=0 (Address; 00, 02.....FC,FE_H)




ABS=0, HSW=0, C256=0 (Address; 01,03.....FD,FF_H)




ABS=1, HSW=0, C256=0 (Address; 00, 02.....FC,FE_H)




ABS=1, HSW=0, C256=0 (Address; 01,03.....FD,FF_H)



ABS=0, HSW=1, C256=0 (Address; 00, 01.....BE,BF_H)



ABS=0, HSW=0, C256=1 (Address; 00, 01.....7E,7F_H)



*: Invalid data

(11) Gradation palette

In the gradation mode, either variable or fixed gradation mode is selected by programming the “PWM” register of the “Gradation control” instruction.

PWM=0: Variable gradation mode
 (Select 16 gradation levels out of 32-gradation level of the gradation palette)

PWM=1: Fixed gradation mode
 (Fixed 8-gradation levels)

In these mode, each of the gradation palettes Aj, Bj and Cj can select 16-gradation level out of 32-gradation level by setting 5-bit data to the “PA” registers in the “Gradation palette j” instructions (j=0 to Fh).

For instance, the gradation palettes Aj correspond to the SEGAI, the Bj to SEGBi and the Cj to SEGCi (j=0 to 15, i=0 to 127).

Correspondence between display data and gradation palettes

Table 10 (Palette Aj, Palette Bj, Palette Cj (j=0 to 15))

(MSB) Display data (LSB)				Gradation palette	Default palette value
0	0	0	0	Palette 0	0 0 0 0
0	0	0	1	Palette 1	0 0 0 1
0	0	1	0	Palette 2	0 0 1 0
0	0	1	1	Palette 3	0 0 1 1
0	1	0	0	Palette 4	0 1 0 0
0	1	0	1	Palette 5	0 1 0 1
0	1	1	0	Palette 6	0 1 1 0
0	1	1	1	Palette 7	0 1 1 1
1	0	0	0	Palette 8	1 0 0 0
1	0	0	1	Palette 9	1 0 0 1
1	0	1	0	Palette10	1 0 1 0
1	0	1	1	Palette11	1 0 1 1
1	1	0	0	Palette12	1 1 0 0
1	1	0	1	Palette13	1 1 0 1
1	1	1	0	Palette14	1 1 1 0
1	1	1	1	Palette15	1 1 1 1

Gradation palette table (Variable gradation mode, PWM="0", MON="0")

Table 11 (Palette Aj, Palette Bj, Palette Cj (j=0 to 15))

Palette value	Gradation level	Gradation palette	Palette value	Gradation level	Gradation palette
0 0 0 0	0	Palette 0(default)	1 0 0 0	16/31	
0 0 0 1	1/31		1 0 0 1	17/31	Palette 0(default)8
0 0 1 0	2/31		1 0 1 0	18/31	
0 0 1 1	3/31	Palette 1(default)	1 0 1 1	19/31	Palette 9(default)
0 1 0 0	4/31		1 0 1 0	20/31	
0 0 1 0	5/31	Palette 2(default)	1 0 1 1	21/31	Palette 10(default)
0 0 1 1	6/31		1 0 1 1	22/31	
0 0 1 1	7/31	Palette 3(default)	1 0 1 1	23/31	Palette 11(default)
0 1 0 0	8/31		1 1 0 0	24/31	
0 1 0 1	9/31	Palette 4(default)	1 1 0 1	25/31	Palette 12(default)
0 1 0 1	10/31		1 1 0 1	26/31	
0 1 0 1	11/31	Palette 5(default)	1 1 0 1	27/31	Palette 13(default)
0 1 1 0	12/31		1 1 1 0	28/31	
0 1 1 0	13/31	Palette 6(default)	1 1 1 0	29/31	Palette 14(default)
0 1 1 1	14/31		1 1 1 1	30/31	
0 1 1 1	15/31	Palette 7(default)	1 1 1 1	31/31	Palette 15(default)

Gradation palette table (Fixed gradation mode, PWM="1", MON="0")

Table 12 8-gradation segment drivers

(MSB) Display data (LSB)				Gradation level
0	0	0	*	0/7
0	0	1	*	1/7
0	1	0	*	2/7
0	1	1	*	3/7
1	0	0	*	4/7
1	0	1	*	5/7
1	1	0	*	6/7
1	1	1	*	7/7

(MSB) Display data (LSB)				Gradation level
0	0	*	*	0/7
0	0	*	*	
0	1	*	*	3/7
0	1	*	*	
1	0	*	*	5/7
1	0	*	*	
1	1	*	*	7/7
1	1	*	*	

Correspondence between display data and gradation level (B&W mode, MON="1")

Table 13

(MSB) Display data (LSB)				Gradation level
0	*	*	*	0
1	*	*	*	1

*:Don't care


(12) Gradation control and display data

(12-1) Gradation mode

In the gradation mode, each pixel for RGB corresponds to successive 3 segment drivers, and each segment driver provides 16-gradation PWM output by controlling 4 bit display data of the DDRAM. Accordingly, the LSI can drive up to 128x162 pixels in 4096-color (16-gradation x 16-gradation x 16-gradation = 4-bit x 4-bit x 4-bit).


In addition, the LSI can transfer the display data for the RGB by 16-bit at once or 8-bit two-times. The data assignment between gradation palettes and segment drivers varies in accordance with setting for the "SWAP" and "REF" registers of the "Display control (2)" instruction.

(REF, SWAP)=(0, 0) or (1, 1)



Note) DDRAM column address : $2n_H, 2n_H+1_H$ (REF="0")
: $FE_H-2n_H, FF_H-(2n_H+1_H)$ (REF="1")
HSW=1; 00_H to BF_H , C256=1; 00_H to $7F_H$


(REF, SWAP)=(0, 1) or (1, 0)



Note) DDRAM column address : $2n_H, 2n_H+1_H$ (REF="0")
: $FE_H-2n_H, FF_H-(2n_H+1_H)$ (REF="1")
HSW=1; 00_H to BF_H , C256=; 00_H to $7F_H$


In the 16-bit data bus mode, the data assignments between the gradation palettes and the segment drivers vary in accordance with setting for the "SWAP" and "REF" bit of the "Display control (2)" instruction as well as the assignment in the 8-bit data bus mode.

(REF, SWAP)=(0, 0) or (1, 1)





Note) DDRAM column address : n_H (REF="0")
: $7F_H - n_H$ (REF="1")

(REF, SWAP)=(0, 1) or (1, 0)



Note) DDRAM column address : n_H (REF="0")
: $7F_H - n_H$ (REF="1")

(12-2) B&W mode (MON="1")
In the B&W mode, 3 bits of the MSB data are used in both of the 16-bit and 8-bit data bus modes.
In the 16-bit data bus mode (Similarly 8-bit data bus access)
(REF, SWAP)=(0, 0) or (1, 1)



(13) Display timing generator

The display-timing generator creates the timing pulses such as the CL, the FLM, the FR and the CLK by dividing the oscillation frequency oscillate an external or internal resistor mode. The each of timing pulses is outputted through the each output terminals by "SON" = 1.

(14) LCD line clock (CL)

The LCD line clock (CL) is used as a count-up signal for the line counter and a latch signal for the data latch circuit. At the rising edge of the CL signal, the line counter is counted-up and the 384-bit display data, corresponding to this line address, is latched into the data latch circuit. And at the falling edge of the CL signal, this latched data output on the segment drivers. Read out timing of the display data, from DDRAM to the latch circuits is completely independent of the access timing to the MPU. For this reason, the MPU can access to the LSI regardless of an internal operation.

(15) LCD alternate signal (FR) and LCD synchronous signal (FLM)

The FR and FLM signals are created from the CL signal. The FR signal is used to alternate the crystal polarization on a LCD panel. It is programmed that the FR signal is toggle on every frame in the default setting or once every N lines in the N-line inversion mode. The FLM signal is used to indicate a start line of a new display frame. It presets an initial display line address of the line counter when the FLM signal becomes "1".

(16) Data latch circuit

The data latch circuit is used temporarily store the display data that will output to the segment drivers. The display data in this circuit is updated in synchronization of the CL signal.

The "All pixels ON/OFF", "Display ON/OFF" and "Reverse display ON/OFF" instructions change the display data in this circuit but do not change the display data of the DDRAM.

LCD Driving waveforms (In the B&W mode, Reverse display OFF, 1/163 duty)




Fig 8

(17) Common and segment drivers

The LSI includes 384-segment drivers and 162-common drivers. The common drivers generate the LCD driving waveforms composed of the V_{LCD} , V_1 , V_4 and V_{SS} in accordance with the FR signal and scanning data. The segment drivers generate waveforms composed of the V_{LCD} , V_2 , V_3 and V_{SS} in accordance with the FR signal and display data.

(18) Oscillator

The oscillator generates internal clocks for the display timing and the voltage booster. Since the LSI has internal capacitor (C) and resistor (R) for the oscillation, external capacitor and resistor are not usually required. However, in case that an external resistor is used, the resistor is connected between the OSC₁ and OSC₂ terminals. The external resistor becomes enabled by setting "1" to the "CKS" register of "Data bus length" instruction. When the internal oscillator is not used, the external clocks with 50% duty cycle ratio must be input to the OSC₁ terminal.

In addition, the feed back resistor for the oscillation is varied by programming the "Rf" register of the "Frequency control" instruction, so that it is possible to optimize the frame frequency for a LCD panel. Setting examples of the MON (B&W /Gradation) and the PWM (Variable gradation /Fixed gradation) are described, as follows.

(18-1) Internal oscillation mode (CKS=0)

Symbol	MON	PWM	Display mode
f_1	0	0	Variable gradation mode
f_2	0	1	Fixed gradation mode
f_3	1	*	B&W mode

*: Don't care

(18-2) External resistor oscillation mode(CKS=1)

The internal clocks must be adjusted to the same frequency as the one in using the internal oscillation mode, and the "MON" and "PWM" registers must be set as well.

(18-3) External clock input mode (CKS=1)

The external clocks must be adjusted to the same frequency as the one in using the internal oscillation mode, and the "MON" and "PWM" registers must be set as well.

(19) Power supply circuits

The internal power supply circuits are composed of the voltage booster, the electrical variable resistor (EVR), the voltage regulator, reference voltage generator and the voltage followers.

The condition of the power supply circuits is arranged by programming the "DCON" and "AMPON" registers on the "Power control" instruction. For this arrangement, some parts of the internal power supply circuits are activated in using an external power supply, as shown in the following table.

Table 14

DCON	AMPON	Voltage booster	Voltage followers Voltage regulator EVR	External voltage	Note
0	0	Disable	Disable	V_{OUT} , V_{LCD} , V_1 , V_2 , V_3 , V_4	1, 3
0	1	Disable	Enable	V_{OUT}	2, 3
1	1	Enable	Enable	—	—

Note1) The internal power circuits are not used. The external V_{OUT} is required and the C_{1+} , C_{1-} , C_{2+} , C_{2-} , C_{3+} , C_{3-} , C_{4+} , C_{4-} , C_{5+} , C_{5-} , C_{6+} , C_{6-} , V_{REF} , V_{REG} and V_{EE} terminals must be open.

Note2) The internal power circuits except the voltage booster are used. The external V_{OUT} is required and the C_{1+} , C_{1-} , C_{2+} , C_{2-} , C_{3+} , C_{3-} , C_{4+} , C_{4-} , C_{5+} , C_{5-} , C_{6+} , C_{6-} and V_{EE} terminals must be open. The reference voltage is required to V_{REF} terminal.


Note3) The relation among the voltages should be maintained as follows.

$$V_{OUT} \geq V_{LCD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_{SS}$$

(20) Voltage booster

The voltage booster generates maximum 7x voltage of the V_{EE} level. It is programmed so that the boost level is selected out of 1x, 2x, 3x, 4x, 5x, 6x and 7x by the "Boost level select" instruction. The boosted voltage V_{OUT} must not exceed beyond the value of 18.0V, otherwise the voltage stress may cause a permanent damage to the LSI.

Boosted voltages



Capacitor connections for the voltage Booster




Fig 9

(21) Reference voltage generator

The reference voltage generator is used to produce the reference voltage (V_{BA}), which is output from the V_{BA} terminal and should be input to the V_{REF} terminal.

$$V_{BA} = V_{EE} \times 0.9$$

(22) Voltage regulator

The voltage regulator, composed of the gain control circuit and an operational amplifier, and is used to gain the reference voltage (V_{REF}) and to create the regulated voltage (V_{REG}). The V_{REG} is used as an input voltage to the EVR circuit, which is programmed by the "VU" register of the "Boost level" instruction.

$$V_{REG} = V_{REF} \times N \quad (N: \text{register value for the boost level})$$

(23) Electrical variable resister (EVR)

The EVR is variable within 128-step, and is used to fine-tune the LCD driving voltage (V_{LCD}) by programming the "DV" register in the "EVR control" instruction, so that it is possible to optimize the contrast level for a LCD panels.

$$V_{LCD} = 0.5 \times V_{REG} + M (V_{REG} - 0.5 \times V_{REG}) / 127 \quad (M: \text{register value for the EVR})$$

(24) LCD driving voltage generation circuit

LCD driving voltage generation circuit generates the V_{LCD} voltage levels as V_{LCD} , V_1 , V_2 , V_3 and V_4 with internal E.V.R and the Bleeder resistors. The bias ratio of the LCD driving voltage is selected out of 1/5, 1/6, 1/7, 1/8, 1/9, 1/10, 1/11 and 1/12.

In using the internal power supply, the capacitors CA_2 must be connected to the V_{LCD} , V_1 , V_2 , V_3 and V_4 terminals, and the CA_2 value must be determined by the evaluation with actual LCD modules.

In using the internal power supply, the external LCD driving voltages such as the V_{LCD} , V_1 , V_2 , V_3 and V_4 are supplied and the external power supply circuits must be set to "OFF" by $DCON = AMPON = "0"$. In this mode, voltage booster terminals such as C_{1+} , C_{1-} , C_{2+} , C_{2-} , C_{3+} , C_{3-} , C_{4+} , C_{4-} , C_{5+} , C_{5-} , C_{6+} , C_{6-} , V_{EE} , V_{REF} and V_{REG} must be opened.

In case that the voltage booster is not used but only some parts of internal power supply circuits (Voltage followers, Voltage regulator and EVR) are used, the C_{1+} , C_{1-} , C_{2+} , C_{2-} , C_{3+} , C_{3-} , C_{4+} , C_{4-} , C_{5+} , C_{5-} , C_{6+} and C_{6-} terminals must be opened. And, the external power supply is input to the V_{OUT} terminal, and the reference voltage to the V_{REF} terminal. The capacitor CA_3 must connect to the V_{REG} terminal for voltage stabilization.

Connections of the capacitors for the voltage boost

Using All of the internal power supply circuits
(7-time boost)




Fig 10

Reference values

CA ₁	1.0 to 4.7μF
CA ₂	1.0 to 2.2μF
CA ₃	0.1μF

Using only external power supply circuits




Fig11

- Note1) B grade capacitor is recommended for CA₁-CA₃. Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.
- Note2) Parasitic resistance on the power supply lines (V_{DD}, V_{SS}, V_{EE}, V_{SSH}, V_{OUT}, V_{LCD}, V₁, V₂, V₃ and V₄) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.

Using internal power supply circuits
Without the reference voltage generator(1)
(7-time boost)




Fig 12

Using internal power supply circuit
Without the reference voltage generator(2)
(7-time boost)




Fig 13

Reference value

CA_1	1.0 to 4.7 μ F
CA_2	1.0 to 2.2 μ F
CA_3	0.1 μ F

Note1) B grade capacitor is recommended for CA_1 - CA_3 . Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.

Note2) Parasitic resistance on the power supply lines (V_{DD} , V_{SS} , V_{EE} , V_{SSH} , V_{OUT} , V_{LCD} , V_1 , V_2 , V_3 and V_4) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.

Using internal power supply circuits
Without the voltage booster




Fig 14

Reference value

CA ₁	1.0 to 4.7μF
CA ₂	1.0 to 2.2μF
CA ₃	0.1μF


Note1) B grade capacitor is recommended for CA₁-CA₃. Testing actual samples with an LCD panel is recommended to decide an optimum value of these capacitors.

Note2) Parasitic resistance on the power supply lines (V_{DD}, V_{SS}, V_{EE}, V_{SSH}, V_{OUT}, V_{LCD}, V₁, V₂, V₃ and V₄) reduces the step-up efficiency of the voltage booster, and may have an impact on the LSI's operation and display quality. To minimize this impact, use the shortest possible wires and place the capacitors to be as close as possible to the LSI.


(25) Partial display function

The partial display function is used to partially specify some parts of display area on LCD panels. By using this function, LCD modules can work in lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage. It is usually used to display a time and calendar, and is also used to optimize the LSI condition in accordance with the display size. It can be programmed to select the duty cycle ratio (1/16, 1/24, 1/32, 1/40, 1/48, 1/56, 1/64, 1/72, 1/80, 1/96, 1/112, 1/128, 1/133, 1/144, 1/160, 1/163 in case "DSE" is "0"), the LCD bias ratio, the boost level and the EVR value by the instructions.

Partial display image



Partial display sequence



(26) Discharge circuit

Discharge circuit is used to discharge the electric charge of the capacitors on the V_1 to V_4 and V_{LCD} terminals. This circuit is activated by setting "0" to the "DIS" register of the "Discharge" instruction or by setting "RESb" terminal to "0" level. The "Discharge ON/OFF" instruction is usually required just after the internal power supply is turned off by setting "0" into the "DCON" and "AMPON" registers, or just after the external power supply is turned off. During the discharge operation, the internal or external power supply must not be turned on.

(27) Reset circuit

The reset circuit initializes the LSI into the following default status. It is activated by setting the RESb terminal to "0". The RESb terminal is usually required to connect to the MPU reset terminal in order that the LSI can be initialized at the same timing of the MPU.

● Default status

1. DDRAM display data	:Undefined
2. column address	:(00) _H
3. row address	:(00) _H
4. Initial display line	:(0) _H (1st line)
5. Display ON/OFF	:OFF
6. Reverse display ON/OFF	:OFF (normal)
7. Duty cycle ratio	:1/163 duty (DSE=0)
8. N-line Inversion ON/OFF	:OFF
9. COM scan direction	:COM ₀ → COM ₁₆₁
10. Increment mode	:OFF
11. Reverse SEG direction	:OFF (normal)
12. SWAP mode	:OFF (normal)
13. EVR value	:(0, 0, 0, 0, 0, 0, 0)
14. Internal power supply	:OFF
15. Display mode	:Gradation display mode
16. LCD bias ratio	:1/9 bias
17. Gradation Palette 0	:(0, 0, 0, 0, 0)
18. Gradation Palette 1	:(0, 0, 0, 1, 1)
19. Gradation Palette 2	:(0, 0, 1, 0, 1)
20. Gradation Palette 3	:(0, 0, 1, 1, 1)
21. Gradation Palette 4	:(0, 1, 0, 0, 1)
22. Gradation Palette 5	:(0, 1, 0, 1, 1)
23. Gradation Palette 6	:(0, 1, 1, 0, 1)
24. Gradation Palette 7	:(0, 1, 1, 1, 1)
25. Gradation Palette 8	:(1, 0, 0, 0, 1)
26. Gradation Palette 9	:(1, 0, 0, 1, 1)
27. Gradation Palette 10	:(1, 0, 1, 0, 1)
28. Gradation Palette 11	:(1, 0, 1, 1, 1)
29. Gradation Palette 12	:(1, 1, 0, 0, 1)
30. Gradation Palette 13	:(1, 1, 0, 1, 1)
31. Gradation Palette 14	:(1, 1, 1, 0, 1)
32. Gradation Palette 15	:(1, 1, 1, 1, 1)
33. Gradation mode control	:Variable gradation mode
34. Data bus length	:8-bit data bus length
35. Discharge circuit	:OFF

(28) Power supply ON/OFF sequences

The following paragraphs describe power supply ON/OFF sequences, which are to protect the LSI from over current.

(28-1) Using an external power supply

- Power supply ON sequence

Logic voltage (V_{DD}) must be always input first, and next the LCD driving voltages (V_1 to V_4 and V_{LCD}) are turned on. In using the external V_{OUT} , the V_{DD} must be input first, next the reset operation must be performed, and finally the V_{OUT} can be input.

- Power supply OFF sequence

Either the reset operation, cutting off the V_1 to V_4 and V_{LCD} from the LSI by the RESb terminal or the "Power control" instruction must be performed first, and next the V_{DD} is turned off. It is recommended that a series-resistor between 50 Ω and 100 Ω is added on the V_{LCD} line (or V_{OUT} line in using only the external V_{OUT} voltage) in order to protect the LSI from the over current.

(28-2) Using the internal power supply circuits

- Power supply ON sequence


The V_{DD} must be input first, next the reset operation must be performed, and finally the V_1 to V_4 and V_{LCD} can be turned on by setting "1" to the "DCON" and "AMPON" registers of the "Power control" instruction.

- Power supply OFF sequence


Either the reset operation by the RESb terminal or the "Power control" instruction must be performed first, and next the input voltage for the voltage booster (V_{EE}) and the V_{DD} can be turned off. If the V_{EE} is supplied from different power sources for V_{DD} , the V_{EE} is turned off first, and next the V_{DD} is turned off.

(29) Referential instruction sequences


(29-1) Initialization in using the internal power supply circuits



(29-2) Display data writing



(29-3) Power OFF



(30) Instruction table

Instruction Table (1)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Display data write	0	0	1	0	0/1	0/1	0/1	Write Data								Write display data to DDRAM
Display data read	0	0	0	1	0/1	0/1	0/1	Read Data								Read display data from DDRAM
column address (Lower) [0 _H]	0	1	1	0	0	0	0	0	0	0	0	AX ₃	AX ₂	AX ₁	AX ₀	DDRAM column address
column address (Upper) [1 _H]	0	1	1	0	0	0	0	0	0	0	1	AX ₇	AX ₆	AX ₅	AX ₄	DDRAM column address
row address (Lower) [2 _H]	0	1	1	0	0	0	0	0	0	1	0	AY ₃	AY ₂	AY ₁	AY ₀	DDRAM row address
row address (Upper) [3 _H]	0	1	1	0	0	0	0	0	0	1	1	AY ₇	AY ₆	AY ₅	AY ₄	DDRAM row address
Initial display line (Lower) [4 _H]	0	1	1	0	0	0	0	0	1	0	0	LA ₃	LA ₂	LA ₁	LA ₀	Row address for an initial COM line (Scan start line)
Initial display line (Upper) [5 _H]	0	1	1	0	0	0	0	0	1	0	1	LA ₇	LA ₆	LA ₅	LA ₄	Row address for an initial COM line (Scan start line)
N-line inversion (Lower) [6 _H]	0	1	1	0	0	0	0	0	1	1	0	N ₃	N ₂	N ₁	N ₀	The number of N-line inversion
N-line inversion (Upper) [7 _H]	0	1	1	0	0	0	0	0	1	1	1	N ₇	N ₆	N ₅	N ₄	The number of N-line inversion
Display control (1) [8 _H]	0	1	1	0	0	0	0	1	0	0	0	SHIFT	MON	ALL ON	ON/ OFF	SHIFT: Common direction MON: Gradation or B/W display mode ALLON: All pixels ON/OFF ON/OFF: Display ON/OFF
Display control (2) [9 _H]	0	1	1	0	0	0	0	1	0	0	1	REV	NLIN	SWAP	REF	REV: Reverse display ON/OFF NLIN: N-line inversion ON/OFF SWAP: SWAP mode ON/OFF REF: Segment direction
Increment control [A _H]	0	1	1	0	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI	WIN: Window addressing mode ON/OFF AIM: Read-modify-write ON/OFF AYI: Row auto-increment mode ON/OFF AXI: Column auto-increment mode ON/OFF
Power control [B _H]	0	1	1	0	0	0	0	1	0	1	1	AMP ON	HALT	DC ON	ACL	AMPON: Voltage followers ON/OFF HALT: Power save ON/OFF DCON: Voltage booster ON/OFF ACL: Reset
Duty cycle ratio [C _H]	0	1	1	0	0	0	0	1	1	0	0	DS ₃	DS ₂	DS ₁	DS ₀	Sets LCD duty cycle ratio
Boost level [D _H]	0	1	1	0	0	0	0	1	1	0	1	*	VU ₂	VU ₁	VU ₀	Sets boost level
LCD bias ratio [E _H]	0	1	1	0	0	0	0	1	1	1	0	*	B ₂	B ₁	B ₀	Sets LCD bias ratio
RE register [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (2)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette A0/A8 (Lower) [0 _H]	0	1	1	0	0	0	1	0	0	0	0	PA03/ PA83	PA02/ PA82	PA01/ PA81	PA00/ PA80	Sets palette values to gradation palette A0(PS=0)/A8(PS=1)
Gradation palette A0/A8 (Upper) [1 _H]	0	1	1	0	0	0	1	0	0	0	1	*	*	*	PA04/ PA84	Sets palette values to gradation palette A0(PS=0)/A8(PS=1)
Gradation palette A1/A9 (Lower) [2 _H]	0	1	1	0	0	0	1	0	0	1	0	PA13/ PA93	PA12/ PA92	PA11/ PA91	PA10/ PA90	Sets palette values to gradation palette A1(PS=0)/A9(PS=1)
Gradation palette A1/A9 (Upper) [3 _H]	0	1	1	0	0	0	1	0	0	1	1	*	*	*	PA14/ PA94	Sets palette values to gradation palette A1(PS=0)/A9(PS=1)
Gradation palette A2/A10 (Lower) [4 _H]	0	1	1	0	0	0	1	0	1	0	0	PA23/ PA103	PA22/ PA102	PA21/ PA101	PA20/ PA100	Sets palette values to gradation palette A2(PS=0)/A10(PS=1)
Gradation palette A2/A10 (Upper) [5 _H]	0	1	1	0	0	0	1	0	1	0	1	*	*	*	PA24/ PA104	Sets palette values to gradation palette A2(PS=0)/A10(PS=1)
Gradation palette A3/A11 (Lower) [6 _H]	0	1	1	0	0	0	1	0	1	1	0	PA33/ PA113	PA32/ PA112	PA31/ PA111	PA30/ PA110	Sets palette values to gradation palette A3(PS=0)/A11(PS=1)
Gradation palette A3/A11 (Upper) [7 _H]	0	1	1	0	0	0	1	0	1	1	1	*	*	*	PA34/ PA114	Sets palette values to gradation palette A3(PS=0)/A11(PS=1)
Gradation palette A4/A12 (Lower) [8 _H]	0	1	1	0	0	0	1	1	0	0	0	PA43/ PA123	PA42/ PA122	PA41/ PA121	PA40/ PA120	Sets palette values to gradation palette A4(PS=0)/A12(PS=1)
Gradation palette A4/A12 (Upper) [9 _H]	0	1	1	0	0	0	1	1	0	0	1	*	*	*	PA44/ PA124	Sets palette values to gradation palette A4(PS=0)/A12(PS=1)
Gradation palette A5/A13 (Lower) [A _H]	0	1	1	0	0	0	1	1	0	1	0	PA53/ PA133	PA52/ PA132	PA51/ PA131	PA50/ PA130	Sets palette values to gradation palette A5(PS=0)/A13(PS=1)
Gradation palette A5/A13 (Upper) [B _H]	0	1	1	0	0	0	1	1	0	1	1	*	*	*	PA54/ PA134	Sets palette values to gradation palette A5(PS=0)/A13(PS=1)
Gradation palette A6/A14 (Lower) [C _H]	0	1	1	0	0	0	1	1	1	0	0	PA63/ PA143	PA62/ PA142	PA61/ PA141	PA60/ PA140	Sets palette values to gradation palette A6(PS=0)/A14(PS=1)
Gradation palette A6/A14 (Upper) [D _H]	0	1	1	0	0	0	1	1	1	0	1	*	*	*	PA64/ PA144	Sets palette values to gradation palette A6(PS=0)/A14(PS=1)
RE register [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (3)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette A7/A15 (Lower) [0 _H]	0	1	1	0	0	1	0	0	0	0	0	PA73/ PA153	PA72/ PA152	PA71/ PA151	PA70/ PA150	Sets palette values to gradation palette A7(PS=0)/A15(PS=1)
Gradation palette A7/A15 (Upper) [1 _H]	0	1	1	0	0	1	0	0	0	0	1	*	*	*	PA74/ PA154	Sets palette values to gradation palette A7(PS=0)/A15(PS=1)
Gradation palette B0/B8 (Lower) [2 _H]	0	1	1	0	0	1	0	0	0	1	0	PB03/ PB83	PB02/ PB82	PB01/ PB81	PB00/ PB80	Sets palette values to gradation palette B0(PS=0)/B8(PS=1)
Gradation palette B0/B8 (Upper) [3 _H]	0	1	1	0	0	1	0	0	0	1	1	*	*	*	PB04/ PB84	Sets palette values to gradation palette B0(PS=0)/B8(PS=1)
Gradation palette B1/B9 (Lower) [4 _H]	0	1	1	0	0	1	0	0	1	0	0	PB13/ PB93	PB12/ PB92	PB11/ PB91	PB10/ PB90	Sets palette values to gradation palette B1(PS=0)/B9(PS=1)
Gradation palette B1/B9 (Upper) [5 _H]	0	1	1	0	0	1	0	0	1	0	1	*	*	*	PB14/ PB94	Sets palette values to gradation palette B1(PS=0)/B9(PS=1)
Gradation palette B2/B10 (Lower) [6 _H]	0	1	1	0	0	1	0	0	1	1	0	PB23/ PB103	PB22/ PB102	PB21/ PB101	PB20/ PB100	Sets palette values to gradation palette B2(PS=0)/B10(PS=1)
Gradation palette B2/B10 (Upper) [7 _H]	0	1	1	0	0	1	0	0	1	1	1	*	*	*	PB24/ PB104	Sets palette values to gradation palette B2(PS=0)/B10(PS=1)
Gradation palette B3/B11 (Lower) [8 _H]	0	1	1	0	0	1	0	1	0	0	0	PB33/ PB113	PB32/ PB112	PB31/ PB111	PB30/ PB110	Sets palette values to gradation palette B3(PS=0)/B11(PS=1)
Gradation palette B3/B11 (Upper) [9 _H]	0	1	1	0	0	1	0	1	0	0	1	*	*	*	PB34/ PB114	Sets palette values to gradation palette B3(PS=0)/B11(PS=1)
Gradation palette B4/B12 (Lower) [A _H]	0	1	1	0	0	1	0	1	0	1	0	PB43/ PB123	PB42/ PB122	PB41/ PB121	PB40/ PB120	Sets palette values to gradation palette B4(PS=0)/B12(PS=1)
Gradation palette B4/B12 (Upper) [B _H]	0	1	1	0	0	1	0	1	0	1	1	*	*	*	PB44/ PB124	Sets palette values to gradation palette B4(PS=0)/B12(PS=1)
Gradation palette B5/B13 (Lower) [C _H]	0	1	1	0	0	1	0	1	1	0	0	PB53/ PB133	PB52/ PB132	PB51/ PB131	PB50/ PB130	Sets palette values to gradation palette B5(PS=0)/B13(PS=1)
Gradation palette B5/B13 (Upper) [D _H]	0	1	1	0	0	1	0	1	1	0	1	*	*	*	PB54/ PB134	Sets palette values to gradation palette B5(PS=0)/B13(PS=1)
RE register [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (4)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette B6/B14 (Lower) [0 _H]	0	1	1	0	0	1	1	0	0	0	0	PB63/ PB143	PB62/ PB142	PB61/ PB141	PB60/ PB140	Sets palette values to gradation palette B6(PS=0)/B14(PS=1)
Gradation palette B6/B14 (Upper) [1 _H]	0	1	1	0	0	1	1	0	0	0	1	*	*	*	PB64/ PB144	Sets palette values to gradation palette B6(PS=0)/B14(PS=1)
Gradation palette B7/B15 (Lower) [2 _H]	0	1	1	0	0	1	1	0	0	1	0	PB73/ PB153	PB72/ PB152	PB71/ PB151	PB70/ PB150	Sets palette values to gradation palette B7(PS=0)/B15(PS=1)
Gradation palette B7/B15 (Upper) [3 _H]	0	1	1	0	0	1	1	0	0	1	1	*	*	*	PB74/ PB154	Sets palette values to gradation palette B7(PS=0)/B15(PS=1)
Gradation palette C0/C8 (Lower) [4 _H]	0	1	1	0	0	1	1	0	1	0	0	PC03/ PC83	PC02/ PC82	PC01/ PC81	PC00/ PC80	Sets palette values to gradation palette C0(PS=0)/C8(PS=1)
Gradation palette C0/C8 (Upper) [5 _H]	0	1	1	0	0	1	1	0	1	0	1	*	*	*	PC04/ PC84	Sets palette values to gradation palette C0(PS=0)/C8(PS=1)
Gradation palette C1/C9 (Lower) [6 _H]	0	1	1	0	0	1	1	0	1	1	0	PC13/ PC93	PC12/ PC92	PC11/ PC91	PC10/ PC90	Sets palette values to gradation palette C1(PS=0)/C9(PS=1)
Gradation palette C1/C9 (Upper) [7 _H]	0	1	1	0	0	1	1	0	1	1	1	*	*	*	PC14/ PC94	Sets palette values to gradation palette C1(PS=0)/C9(PS=1)
Gradation palette C2/C10 (Lower) [8 _H]	0	1	1	0	0	1	1	1	0	0	0	PC23/ PC103	PC22/ PC102	PC21/ PC101	PC20/ PC100	Sets palette values to gradation palette C2(PS=0)/C10(PS=1)
Gradation palette C2/C10 (Upper) [9 _H]	0	1	1	0	0	1	1	1	0	0	1	*	*	*	PC24/ PC104	Sets palette values to gradation palette C2(PS=0)/C10(PS=1)
Gradation palette C3/C11 (Lower) [A _H]	0	1	1	0	0	1	1	1	0	1	0	PC33/ PC113	PC32/ PC112	PC31/ PC111	PC30/ PC110	Sets palette values to gradation palette C3(PS=0)/C11(PS=1)
Gradation palette C3/C11 (Upper) [B _H]	0	1	1	0	0	1	1	1	0	1	1	*	*	*	PC34/ PC114	Sets palette values to gradation palette C3(PS=0)/C11(PS=1)
Gradation palette C4/C12 (Lower) [C _H]	0	1	1	0	0	1	1	1	1	0	0	PC43/ PC123	PC42/ PC122	PC41/ PC121	PC40/ PC120	Sets palette values to gradation palette C4(PS=0)/C12(PS=1)
Gradation palette C4/C12 (Upper) [D _H]	0	1	1	0	0	1	1	1	1	0	1	*	*	*	PC44/ PC124	Sets palette values to gradation palette C4(PS=0)/C12(PS=1)
RE register [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀	RE flag set

Note 1) * : Don't care.

Note 2) [N_H] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Instruction Table (5)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette C5/C13 (Lower) [0 _H]	0	1	1	0	1	0	0	0	0	0	0	PC53/ PC133	PC52/ PC132	PC51/ PC131	PC50/ PC130	Sets palette values to gradation palette C5(PS=0)/C13(PS=1)
Gradation palette C5/C13 (Upper) [1 _H]	0	1	1	0	1	0	0	0	0	0	1	*	*	*	PC54/ PC134	Sets palette values to gradation palette C5(PS=0)/C13(PS=1)
Gradation palette C6/C14 (Lower) [2 _H]	0	1	1	0	1	0	0	0	0	1	0	PC63/ PC143	PC62/ PC142	PC61/ PC141	PC60/ PC140	Sets palette values to gradation palette C6(PS=0)/C14(PS=1)
Gradation palette C6/C14 (Upper) [3 _H]	0	1	1	0	1	0	0	0	0	1	1	*	*	*	PC64/ PC154	Sets palette values to gradation palette C6(PS=0)/C14(PS=1)
Gradation palette C7/C15 (Lower) [4 _H]	0	1	1	0	1	0	0	0	1	0	0	PC73/ PC153	PC72/ PC152	PC71/ PC151	PC70/ PC150	Sets palette values to gradation palette C7(PS=0)/C15(PS=1)
Gradation palette C7/C15 (Upper) [5 _H]	0	1	1	0	1	0	0	0	1	0	1	*	*	*	PC74/ PC154	Sets palette values to gradation palette C7(PS=0)/C15(PS=1)
Initial COM line [6 _H]	0	1	1	0	1	0	0	0	1	1	0	SC3	SC2	SC1	SC0	Sets scan-starting common driver
Display control Signal/ Duty Select [7 _H]	0	1	1	0	1	0	0	0	1	1	1	*	*	DSE	SON	SON : Display clock ON/OFF DSE : Duty-1 ON/OFF
Gradation mode control [8 _H]	0	1	1	0	1	0	0	1	0	0	0	PWM	C256	FDC1	FDC2	PWM : Variable/Fixed gradation mode C256 : 256-Color Mode ON/OFF FDC : Boost Clock
Data bus length [9 _H]	0	1	1	0	1	0	0	1	0	0	1	HSW	ABS	CKS	WLS	HSW : High speed access ON/OFF ABS : ABS mode ON/OFF CKS : Internal/external oscillation WLS : Display data Length
EVR control (Lower) [A _H]	0	1	1	0	1	0	0	1	0	1	0	DV3	DV2	DV1	DV0	Sets EVR level (Lower bit)
EVR control (Upper) [B _H]	0	1	1	0	1	0	0	1	0	1	1	*	DV6	DV5	DV4	Sets EVR level (Upper bit)
Frequency control [D _H]	0	1	1	0	1	0	0	1	1	0	1	*	RF2	RF1	RF0	Oscillation frequency
Discharge ON/OFF [E _H]	0	1	1	0	1	0	0	1	1	1	0	*	*	*	DIS	Discharge the electric charge in capacitors on V ₁ to V ₄ and V _{LCD}
RE register [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀	RE flag
Instruction register address [C _H]	0	1	1	0	1	0	0	1	1	0	0	Reading address				Sets instruction register address
Instruction register read	0	1	0	1	0/1	0/1	0/1	*	*	*	*	Read Data				Read out instruction register data

Note 1) * : Don't care.

Note 2) [N_H] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

Note 4) CKS=0: Internal oscillation mode (default)

CKS=1: External oscillation mode

Instruction Table (6)

Instructions	Code (80 series MPU I/F)							Code								Functions
	CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Window end column address (Lower) [0 _H]	0	1	1	0	1	0	1	0	0	0	0	EX3	EX2	EX1	EX0	Sets column address for end point
Window end column address (Upper) [1 _H]	0	1	1	0	1	0	1	0	0	0	1	EX7	EX6	EX5	EX4	Sets column address for end point
Window end row address (Lower) [2 _H]	0	1	1	0	1	0	1	0	0	1	0	EY3	EY2	EY1	EY0	Sets row address for end point
Window end row address (Upper) [3 _H]	0	1	1	0	1	0	1	0	0	1	1	EY7	EY6	EY5	EY4	Sets row address for end point
Initial reverse line (Lower) [4 _H]	0	1	1	0	1	0	1	0	1	0	0	LS3	LS2	LS1	LS0	Sets address for reverse line
Initial reverse line (Upper) [5 _H]	0	1	1	0	1	0	1	0	1	0	1	LS7	LS6	LS5	LS4	Sets address for reverse line
Last reverse line (Lower) [6 _H]	0	1	1	0	1	0	1	0	1	1	0	LE3	LE2	LE1	LE0	Sets address for reverse line
Last reverse line (Upper) [7 _H]	0	1	1	0	1	0	1	0	1	1	1	LE7	LE6	LE5	LE4	Sets address for reverse line
Reverse line display ON/OFF [8 _H]	0	1	1	0	1	0	1	1	0	0	0	*	*	BT	LREV	BT : Blink type setting LREV : Reverse line display ON/OFF
Gradation palette setting control [9 _H]	0	1	1	0	1	0	1	1	0	0	1	*	*	*	PS	Upper 8 gradation setting Lower 8 gradation setting
PWM control [A _H]	0	1	1	0	1	0	1	1	0	1	0	PWM S	PWM A	PWM B	PWM C	Sets PWM mode
RE register [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀	RE flag

Note 1) * : Don't care.

Note 2) [N_H] : Address of instruction register

Note 3) The dual instructions including upper and lower bytes is enabled after either upper or lower bytes are set into the register. The only "EVR control" instruction is enabled after both of the upper and lower bytes are set.

(31) Instruction descriptions

This chapter provides detail descriptions and instruction registers. Nonexistent instruction codes must not be set into the LSI.

(31-1) Display data write

The “Display data write” instruction is used to write 8-bit display data into the DDRAM.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	0	1	0	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Display data							

(31-2) Display data read

The “Display data read” instruction is used to read out 8-bit display data from the DDRAM, where the column address and row address must be specified beforehand by the “column address” and “row address” instructions. The dummy read is required just after the “column address” and “row address” instructions.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	0	0	1	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Display data							

(31-3) Column address

The “column address” instruction is used to specify the column address for the display data’s reading and writing operations. It requires dual bytes for lower 4-bit and upper 4-bit data. The instruction for the lower 4-bit data must be executed first, next the instruction for the upper 4-bit.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	AX ₃	AX ₂	AX ₁	AX ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	AX ₇	AX ₆	AX ₅	AX ₄

(31-4) Row address

The “row address” instruction is used to specify the row address for the display data read and write operations. It requires dual bytes for lower 4-bit and upper 4-bit data. The instruction for the lower 4-bit data must be executed first, next the instruction for upper 4-bit. The row address is specified in between 00_H and A1_H. The setting for nonexistent row address between A2_H and FF_H is prohibited.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	AY ₃	AY ₂	AY ₁	AY ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	AY ₇	AY ₆	AY ₅	AY ₄

(31-5) Initial display line

The "Initial display line" instruction is used to specify the line address corresponding to the initial COM line. The initial COM line specified by the "Initial COM line" instruction and indicates the common driver that starts scanning the display data.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	LA ₃	LA ₂	LA ₁	LA ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	LA ₇	LA ₆	LA ₅	LA ₄

LA ₇	LA ₆	LA ₅	LA ₄	LA ₃	LA ₂	LA ₁	LA ₀	Line address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
⋮								⋮
1	0	1	0	0	0	0	1	161

(31-6) N-line inversion

The "N-line inversion" instruction is used to control the alternate rates of the liquid crystal direction. It is programmed to select the N value between 2 and 161, and the FR signal toggles once every N lines by setting "1" into the "NLIN" register of the "Display control (2)" instruction. When the N-line inversion is disabled by setting "0" into the "NLIN" register, the FR signal toggles by the frame.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	N3	N2	N1	N0


CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	N7	N6	N5	N4


N7	N6	N5	N4	N3	N2	N1	N0	N value
0	0	0	0	0	0	0	0	Inhibited
0	0	0	0	0	0	0	1	2
⋮								⋮
1	0	1	0	0	0	0	0	161

● N-line Inversion Timing (1/163 duty cycle ratio)

N-line inversion OFF



N-line inversion ON



(31-7) Display control (1)

The “Display control (1)” instruction is used to control display conditions by setting the “Display ON/OFF”, “All pixels ON/OFF”, “Display mode” and “Common direction” registers.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	SHIFT	MON	ALLON	ON/OFF

● ON/OFF register

ON/OFF=0 : Display OFF (All COM/SEG output V_{ss} level.)
ON/OFF=1 : Display ON

● All ON register

The “All pixels ON/OFF” register is used to turn on all pixels without changing display data of the DDRAM. The setting for the “All pixels ON/OFF” register has a priority over the “Reverse display ON/OFF” register.

ALLON=0 : Normal
ALLON=1 : All pixels turn on.

● MON register

MON=0 : Gradation mode
MON=1 : B&W mode

● SHIFT register

SHIFT=0 : COM₀ → COM₁₆₁
SHIFT=1 : COM₁₆₁ → COM₀

(31-8) Display control (2)

The "Display control (2)" instruction is used to control the display conditions by setting the "Segment direction", "SWAP mode ON/OFF", "N-line inversion ON/OFF" and "Reverse display ON/OFF" registers.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	REV	NLIN	SWAP	REF

● REF register

The "REF" register is used to reverse the assignment between segment drivers and column address, and it is possible to reduce restrictions for placement of the LSI on the LCD modules. For more information, see (10) "The relation among the DDRAM column address, display data and segment drivers".

● SWAP register

The "SWAP" register is used to reverse the arrangement of display data in the DDRAM.

SWAP=0 : SWAP mode OFF (Normal)
SWAP=1 : SWAP mode ON

	SWAP="0"	SWAP="1"
Write data	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀
RAM data	d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	d ₀ d ₁ d ₂ d ₃ d ₄ d ₅ d ₆ d ₇
Read data	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀

● NLIN register

The "NLIN" is used to enable or disable the N-line inversion.

NLIN=0 : N-line inversion OFF (The FR signal toggles by the frame.)
NLIN=1 : N-line inversion ON (The FR signal toggles once every N frames.)

● REV register

The "REV" register is used to enable or disable the reverse display mode that reverses the polarity of display data without changing display data of the DDRAM.

REV=0 : Reverse display mode OFF
REV=1 : Reverse display mode ON

REV	Display	DDRAM data → Display data	
0	Normal	0	0
		1	1
1	Reverse	0	1
		1	0

(31-9) Increment control

The “Increment control” instruction is used for the increment mode. In using the auto-increment mode, DDRAM address automatically increments (+1) whenever the DDRAM is accessed by the “Display data write” or “Display data read” instruction. Therefore, once “Display data write” or “Display data read” instruction is established, it is possible to continuously access to the DDRAM without the “column address” and “row address” instructions. The settings for the “AIM”, “AXI” and “AYI” registers are listed in the following tables.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	WIN	AIM	AYI	AXI


● AIM, AYI and AXI registers

AIM	Increment mode	Note
0	Auto-increment for both of the display data read and write operations	1
1	Auto-increment for the display write operation (Read modify write)	2

Note 1) It is effective for usual operations accessing successive addresses.
Note 2) It is effective for the read-modify-write operation

AYI	AXI	Increment mode	Note
0	0	No auto-increment	1
0	1	Auto-increment for the column address	2
1	0	Auto-increment for the row address	3
1	1	Auto-increment for the column address and row address	4


Note 1) Auto-increment is disabled regardless of the “AIM” register.
Note 2) Auto-increment of the column address is enabled in accordance with the “AIM” register.



Note 3) Auto-increment of the row address is enabled in accordance with the “AIM” register.



Note 4) Auto-increment of the column address and the row address are enabled. The row address increments whenever the column address reaches to the MAX_H.



● WIN register

The "WIN" register is used to access to the DDRAM for the window display area, where the start point is determined by the "column address" and "row address" instructions, and the end point by the "Window end column address" and "Window end row address" instructions. The setting sequence for the window display area is listed as follows. For more detail, see (7) "Window addressing mode".

WIN=0 :Window addressing mode OFF

WIN=1 :Window addressing mode ON

1. Set WIN=1, AXI=1, and AYI=1 by "Increment control" instruction.
2. Set the start point by the "column address" and "row address" instructions
3. Set the end point by the "Window end column address" and "Window end row address" instructions
4. Enable to access to the DDRAM in the window addressing mode



(31-10)Power control

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	AMPON	HALT	DCON	ACL

● ACL register

The “ACL” register is used to initialize the internal power supply circuits.

ACL=0 : Initialization OFF (Normal)

ACL=1 : Initialization ON

When the data of the “ACL register” is read out by the “Instruction register read” instruction, the read-out data is “1” during the initialization and “0” after the initialization. This initialization is performed by using the signal produced by 2 clocks on the OSC₁. For this reason, the wait time for 2 clocks of the OSC₁ is necessary until next instruction.

● DCON register

The “DCON” register is used to enable or disable the voltage booster.

DCON=0 : Voltage booster OFF

DCON=1 : Voltage booster ON

● HALT register

The “HALT” register is used to enable or disable the power save mode. It is possible to reduce operating current down to stand-by level. The internal status in the power save mode is listed below.

HALT=0 : Power save OFF (Normal)

HALT=1 : Power save ON

Internal status in the power save mode

- The oscillation circuits and internal power supply circuits are halted.
- All segment and common drivers output V_{SS} level.
- The clock input into the OSC₁ is inhibited.
- The display data in the DDRAM is maintained.
- The operational modes before the power save mode are maintained.
- The V₁ to V₄ and V_{LCD} are in the high impedance.

As a power save ON sequence, the “Display OFF” must be executed first, next the “Power save ON” instruction, and then all common and segment drivers output the V_{SS} level. And as power save OFF sequence, the “Power save OFF” instruction is executed first, next the “Display ON” instruction. If the “Power save OFF” instruction is executed in the display ON status, unexpected pixels may instantly turn on.

● AMPON register

The “AMPON” register is used to enable or disable the voltage followers, voltage regulator and EVR.

AMPON=0 : The voltage followers, voltage regulator and the EVR OFF

AMPON=1 : The voltage followers, voltage regulator and the EVR ON

(31-11) Duty cycle ratio

The "Duty cycle ratio" instruction is used to select LCD duty cycle ratio for the partial display function. The partial display function specifies some parts of display area on a LCD panel in the condition of lower duty cycle ratio, lower LCD bias ratio, lower boost level and lower LCD driving voltage. Therefore, it is possible to optimize the LSI's conditions with extremely low power consumption.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	DS ₃	DS ₂	DS ₁	DS ₀

DS ₃	DS ₂	DS ₁	DS ₀	Duty cycle ratio		Row way displays
				DSE=0	DSE=1	
0	0	0	0	1/163	1/162	162 commons
0	0	0	1	1/161	1/160	160 commons
0	0	1	0	1/145	1/144	144 commons
0	0	1	1	1/133	1/132	132 commons
0	1	0	0	1/129	1/128	128 commons
0	1	0	1	1/113	1/112	112 commons
0	1	1	0	1/97	1/96	96 commons
0	1	1	1	1/81	1/80	80 commons
1	0	0	0	1/73	1/72	72 commons
1	0	0	1	1/65	1/64	64 commons
1	0	1	0	1/57	1/56	56 commons
1	0	1	1	1/49	1/48	48 commons
1	1	0	0	1/41	1/40	40 commons
1	1	0	1	1/33	1/32	32 commons
1	1	1	0	1/25	1/24	24 commons
1	1	1	1	1/17	1/16	16 commons

The duty cycle ratio is controlled by the "DS₃ to DS₀" registers of the "Duty cycle ratio" instruction and the "DSE" register of the "Display Clock / Duty-1" instruction.

DSE="0" : The number of commons + 1 (Duty cycle ratio in the default setting)
DSE="1" : The number of commons (Duty-1)

When the "DSE" is "0", all common drivers output non-selective levels in period of last common. And the segment drivers output the same data for the last line as the for previous line: For instance they output the same data for the 162nd and 163rd lines when the duty cycle ratio is set to 1/163. For the setting of the "DSE" register, see (31-17) "Display clock / Duty-1".

(31-12) Boost level

The "Boost level" is used to select the multiple of the voltage booster for the partial display function.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	VU ₂	VU ₁	VU ₀

VU ₂	VU ₁	VU ₀	Boost level
0	0	0	1-time (No boost)
0	0	1	2-time
0	1	0	3-time
0	1	1	4-time
1	0	0	5-time
1	0	1	6-time
1	1	0	7-time
1	1	1	Inhibited

(31-13) LCD bias ratio

The "LCD bias ratio" is used to select the LCD bias ratio for the partial display function.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	0	*	B ₂	B ₁	B ₀

B ₂	B ₁	B ₀	LCD bias ratio
0	0	0	1/9
0	0	1	1/8
0	1	0	1/7
0	1	1	1/6
1	0	0	1/5
1	0	1	1/10
1	1	0	1/11
1	1	1	1/12

(31-14) RE flag

The "RE flag" registers are used to determine the contents for the RE registers (RE₂, RE₁ and RE₀) and it is possible to access to the instruction registers.

The data in the "TST₀" register must be "0", and it is used maker tests only.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀

(31-15) Gradation palette A, B and C

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PA ₀₃ / PA ₈₃	PA ₀₂ / PA ₈₂	PA ₀₁ / PA ₈₁	PA ₀₀ / PA ₈₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PA ₀₄ / PA ₈₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PA ₁₃ / PA ₉₃	PA ₁₂ / PA ₉₂	PA ₁₁ / PA ₉₁	PA ₁₀ / PA ₉₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PA ₁₄ / PA ₉₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PA ₂₃ / PA ₁₀₃	PA ₂₂ / PA ₁₀₂	PA ₂₁ / PA ₁₀₁	PA ₂₀ / PA ₁₀₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PA ₂₄ / PA ₁₀₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	PA ₃₃ / PA ₁₁₃	PA ₃₂ / PA ₁₁₂	PA ₃₁ / PA ₁₁₁	PA ₃₀ / PA ₁₁₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	*	PA ₃₄ / PA ₁₁₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PA ₄₃ / PA ₁₂₃	PA ₄₂ / PA ₁₂₂	PA ₄₁ / PA ₁₂₁	PA ₄₀ / PA ₁₂₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	PA ₄₄ / PA ₁₂₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PA ₅₃ / PA ₁₃₃	PA ₅₂ / PA ₁₃₂	PA ₅₁ / PA ₁₃₁	PA ₅₀ / PA ₁₃₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	*	*	PA ₅₄ / PA ₁₃₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	PA ₆₃ / PA ₁₄₃	PA ₆₂ / PA ₁₄₂	PA ₆₁ / PA ₁₄₁	PA ₆₀ / PA ₁₄₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	*	*	PA ₆₄ / PA ₁₄₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PA ₇₃ / PA ₁₅₃	PA ₇₂ / PA ₁₅₂	PA ₇₁ / PA ₁₅₁	PA ₇₀ / PA ₁₅₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PA ₇₄ / PA ₁₅₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PB ₀₃ / PB ₈₃	PB ₀₂ / PB ₈₂	PB ₀₁ / PB ₈₁	PB ₀₀ / PB ₈₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PB ₀₄ / PB ₈₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PB ₁₃ / PB ₉₃	PB ₁₂ / PB ₉₂	PB ₁₁ / PB ₉₁	PB ₁₀ / PB ₉₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PB ₁₄ / PB ₉₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	PB ₂₃ / PB ₁₀₃	PB ₂₂ / PB ₁₀₂	PB ₂₁ / PB ₁₀₁	PB ₂₀ / PB ₁₀₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	*	PB ₂₄ / PB ₁₀₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PB ₃₃ / PB ₁₁₃	PB ₃₂ / PB ₁₁₂	PB ₃₁ / PB ₁₁₁	PB ₃₀ / PB ₁₁₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	PB ₃₄ / PB ₁₁₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PB ₄₃ / PB ₁₂₃	PB ₄₂ / PB ₁₂₂	PB ₄₁ / PB ₁₂₁	PB ₄₀ / PB ₁₂₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	*	*	PB ₄₄ / PB ₁₂₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	PB ₅₃ / PB ₁₃₃	PB ₅₂ / PB ₁₃₂	PB ₅₁ / PB ₁₃₁	PB ₅₀ / PB ₁₃₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	*	*	PB ₅₄ / PB ₁₃₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PB ₆₃ / PB ₁₄₃	PB ₆₂ / PB ₁₄₂	PB ₆₁ / PB ₁₄₁	PB ₆₀ / PB ₁₄₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PB ₆₄ / PB ₁₄₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PB ₇₃ / PB ₁₅₃	PB ₇₂ / PB ₁₅₂	PB ₇₁ / PB ₁₅₁	PB ₇₀ / PB ₁₅₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PB ₇₄ / PB ₁₅₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PC ₀₃ / PC ₈₃	PC ₀₂ / PC ₈₂	PC ₀₁ / PC ₈₁	PC ₀₀ / PC ₈₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PC ₀₄ / PC ₈₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	PC ₁₃ / PC ₉₃	PC ₁₂ / PC ₉₂	PC ₁₁ / PC ₉₁	PC ₁₀ / PC ₉₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	*	PC ₁₄ / PC ₉₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PC ₂₃ / PC ₁₀₃	PC ₂₂ / PC ₁₀₂	PC ₂₁ / PC ₁₀₁	PC ₂₀ / PC ₁₀₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	PC ₂₄ / PC ₁₀₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PC ₃₃ / PC ₁₁₃	PC ₃₂ / PC ₁₁₂	PC ₃₁ / PC ₁₁₁	PC ₃₀ / PC ₁₁₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	*	*	PC ₃₄ / PC ₁₁₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	PC ₄₃ / PC ₁₂₃	PC ₄₂ / PC ₁₂₂	PC ₄₁ / PC ₁₂₁	PC ₄₀ / PC ₁₂₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	0	1	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	*	*	PC ₄₄ / PC ₁₂₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	PC ₅₃ / PC ₁₃₃	PC ₅₂ / PC ₁₃₂	PC ₅₁ / PC ₁₃₁	PC ₅₀ / PC ₁₃₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	*	*	*	PC ₅₄ / PC ₁₃₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	PC ₆₃ / PC ₁₄₃	PC ₆₂ / PC ₁₄₂	PC ₆₁ / PC ₁₄₁	PC ₆₀ / PC ₁₄₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	*	*	*	PC ₆₄ / PC ₁₄₄

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	PC ₇₃ / PC ₁₅₃	PC ₇₂ / PC ₁₅₂	PC ₇₁ / PC ₁₅₁	PC ₇₀ / PC ₁₅₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	*	*	*	PC ₇₄ / PC ₁₅₄

Gradation Palette Table (Variable gradation mode, PWM="0" and MON="0")

(Palette Aj, Palette Bj, Palette Cj, (j=0 to 15))

Palette Value	Gradation Level	Note	Palette Value	Gradation Level	Note
0 0 0 0 0	0/31	Gradation Palette 0 Initial Value	1 0 0 0 0	16/31	
0 0 0 0 1	1/31		1 0 0 0 1	17/31	Gradation Palette 8 Initial Value
0 0 0 1 0	2/31		1 0 0 1 0	18/31	
0 0 0 1 1	3/31	Gradation Palette 1 Initial Value	1 0 0 1 1	19/31	Gradation Palette 9 Initial Value
0 0 1 0 0	4/31		1 0 1 0 0	20/31	
0 0 1 0 1	5/31	Gradation Palette2 Initial Value	1 0 1 0 1	21/31	Gradation Palette 10 Initial Value
0 0 1 1 0	6/31		1 0 1 1 0	22/31	
0 0 1 1 1	7/31	Gradation Palette 3 Initial Value	1 0 1 1 1	23/31	Gradation Palette 11 Initial Value
0 1 0 0 0	8/31		1 1 0 0 0	24/31	
0 1 0 0 1	9/31	Gradation Palette 4 Initial Value	1 1 0 0 1	25/31	Gradation Palette 12 Initial Value
0 1 0 1 0	10/31		1 1 0 1 0	26/31	
0 1 0 1 1	11/31	Gradation Palette 5 Initial Value	1 1 0 1 1	27/31	Gradation Palette 13 Initial Value
0 1 1 0 0	12/31		1 1 1 0 0	28/31	
0 1 1 0 1	13/31	Gradation Palette 6 Initial Value	1 1 1 0 1	29/31	Gradation Palette 14 Initial Value
0 1 1 1 0	14/31		1 1 1 1 0	30/31	
0 1 1 1 1	15/31	Gradation Palette 7 Initial Value	1 1 1 1 1	31/31	Gradation Palette 15 Initial Value

(31-16) Initial COM line

The "Initial COM line" instruction is used to specify the common driver that starts scanning the display data. The line address, corresponding to the initial COM line, is specified by the "Initial display line" instruction.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	SC ₃	SC ₂	SC ₁	SC ₀

SC3	SC2	SC1	SC0	Initial COM line (SHIFT=0)	Initial COM line (SHIFT=1)
0	0	0	0	COM ₀	COM ₁₆₁
0	0	0	1	COM ₁	COM ₁₆₀
0	0	1	0	COM ₉	COM ₁₅₂
0	0	1	1	COM ₁₄	COM ₁₄₆
0	1	0	0	COM ₁₇	COM ₁₄₄
0	1	0	1	COM ₂₅	COM ₁₃₆
0	1	1	0	COM ₃₃	COM ₁₂₈
0	1	1	1	COM ₄₁	COM ₁₂₀
1	0	0	0	COM ₄₉	COM ₁₁₂
1	0	0	1	COM ₅₇	COM ₁₀₄
1	0	1	0	COM ₆₅	COM ₉₆
1	0	1	1	COM ₇₃	COM ₈₈
1	1	0	0	COM ₁₂₂	COM ₃₉
1	1	0	1	COM ₁₃₀	COM ₃₁
1	1	1	0	COM ₁₃₈	COM ₂₃
1	1	1	1	COM ₁₄₆	COM ₁₅

SHIFT=0: Positive scan direction
SHIFT=1: Negative scan direction

(COM₀ → COM₁₆₁)
(COM₁₆₁ → COM₀)

(31-17) Display clock / Duty-1

The "Display clock / Duty-1" instruction is used to enable or disable the display clocks (CL, FLM, FR, and CLK), and to control ON/OFF of the "Duty-1". For more detail about the "Duty-1", see (31-11) "Duty cycle ratio".

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	*	*	DSE	SON

SON=0: CL, FLM, FR, and CLK outputs level "0".
SON=1: CL, FLM, FR, and CLK outputs are active.

DSE=0: Duty - 1 OFF
DSE=1: Duty - 1 ON

(31-18) Gradation mode control

The "Gradation mode control" is used to select display mode as follows.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PWM	C256	FDC1	FDC2

● PWM register

PWM=0: Variable gradation mode
(Variable 16-gradation levels out of 32-gradation level of the gradation palette)
PWM=1: Fixed gradation mode
(Fixed 8-gradation levels)

● C256 register

C256=0 256-color mode OFF (4,096-color in the default setting)
C256=1 256-color mode ON

● FDC1 and FDC2 register

FDC1	FDC2	Boost Clock
0	0	×1
0	1	×2
1	0	×4
1	1	×1/2

(31-19)Data bus length

The "Data bus length" instruction is used to select the 8- or 16- bit data bus length and determine the internal or external oscillation. In the 16-bit data bus mode, instruction data must be 16-bit (D_{15} to D_0) as well as display data. However, for the access to the instruction registers, the lower 8-bit data (D_7 to D_0) of the 16-bit data is valid. For the access to the DDRAM, all of the 16-bit data (D_{15} to D_0) is valid.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	HSW	ABS	CKS	WLS

● HSW register

HSW =0: High Speed access mode OFF.
 HSW=1: High Speed access mode ON (only in the 8-bit data bus length).

● ABS register

ABS=0: ABS mode OFF (normal)
 ABS=1: ABS Mode ON

● WLS register

WLS=0: 8-bit data bus length
 WLS =1: 16-bit data bus length

● CKS register

CKS =0: Internal oscillation
 (The OSC₁ terminal must be fixed "1" or "0".)
 CKS =1: External oscillation
 (By the external clock into the OSC₁ or external resistor between the OSC₁ and OSC₂. OSC₂ should be open when clock is inputted from OSC₁.)

(31-20)EVR control

The “EVR control” instruction is used to fine-tune the LCD driving voltage (V_{LCD}) so that it is possible to optimize the contrast level for a LCD panel.

This instruction must be programmed by upper 3-bit data first, next lower 4-bit data. And it becomes enabled when the lower 4-bit data is programmed, so that it can prevent unexpected high voltage for the V_{LCD} from being generated.

CSb	RS	RD _b	WR _b	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	DV ₃	DV ₂	DV ₁	DV ₀

CSb	RS	RD _b	WR _b	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	DV ₆	DV ₅	DV ₄

DV ₆	DV ₅	DV ₄	DV ₃	DV ₂	DV ₁	DV ₀	V_{LCD}
0	0	0	0	0	0	0	Low
0	0	0	0	0	0	1	:
			:				:
			:				:
1	1	1	1	1	1	1	High

The formula of the V_{LCD} is shown below.

$$V_{LCD} [V] = 0.5 \times V_{REG} + M (V_{REG} - 0.5 \times V_{REG}) / 127$$

$$V_{BA} = V_{EE} \times 0.9$$

$$V_{REG} = V_{REF} \times N$$

V_{BA} : Output voltage of the reference voltage generator

V_{REF} : Input voltage of the voltage regulator

V_{REG} : Output voltage of the voltage regulator

N : Register value for the voltage booster

M : Register value for the EVR

(31-21)Frequency control

The "Frequency control" instruction is used to control the frame frequency for a LCD panel.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	Rf ₂	Rf ₁	Rf ₀

● Rfx register (x=0, 1, 2)

The "Rfx" register is used to determine the feed back resistor value for the internal oscillator and it is possible to adjust the frame frequency for the LCD modules.

Rf 2	Rf 1	Rf 0	Feedback resistor value
0	0	0	Reference value
0	0	1	0.8 x reference value
0	1	0	0.9 x reference value
0	1	1	1.1 x reference value
1	0	0	1.2 x reference value
1	0	1	Inhibited
1	1	0	Inhibited
1	1	1	Inhibited

(31-22)Discharge ON/OFF

Discharge circuit is used to discharge the electric charge of the capacitors on the V₁ to V₄ and the V_{LCD} terminals. The "Discharge ON/OFF" instruction is usually required just after the internal power supply is turned off by setting "0" into the "DCON" and "AMPON" registers, or just after the external power supply is turned off. During the discharge operation, the internal or external power supply must not be turned on.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	0	*	*	*	DIS

DIS=0: Discharge OFF
DIS=1: Discharge ON

(31-23) Instruction register address

The "Instruction register address" is used to specify the instruction register address, so that it is possible to read out the contents of the instruction registers in combination with the "Instruction register read" instruction.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	RA ₃	RA ₂	RA ₁	RA ₀

(31-24) Instruction register read

The "Instruction register read" instruction is used to read out the contents of the instruction register in combination with the "Instruction register address" instruction.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	0	1	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
*	*	*	*	Internal register data read			

(31-25) Window end column address

The "Window end column address" is used to specify the column address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 4-bit data can be programmed.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	EX ₃	EX ₂	EX ₁	EX ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	EX ₇	EX ₆	EX ₅	EX ₄

(31-26) Window end row address set

The "Window end row address" is used to specify the row address for the window end point. The lower 4-bit data is required to be programmed first and then the upper 4-bit data can be programmed.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	EY ₃	EY ₂	EY ₁	EY ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	EY ₇	EY ₆	EY ₅	EY ₄

(31-27) Initial reverse line

The “Initial reverse line” instruction is used to specify the initial reverse line address for the reverse line display. Lower 4-bit data must be programmed first, next upper 4-bit data. It is programmed in between 00_H and A1_H and the line address beyond A1_H is inhibited. The address relation: LSi < LEi (i=7 to 0) must be maintained in the reverse line display.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	LS ₃	LS ₂	LS ₁	LS ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	LS ₇	LS ₆	LS ₅	LS ₄

(31-28) Last reverse line

The “Last reverse line” instruction is used to specify the last reverse line address for the reverse line display. Lower 4-bit must be programmed first, next upper 4-bit data. It is programmed in between 00_H and A1_H and the line address beyond A1_H is inhibited. The address relation: LSi < LEi (i=7 to 0) must be maintained in the reverse line display.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	LE ₃	LE ₂	LE ₁	LE ₀

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	LE ₇	LE ₆	LE ₅	LE ₄

(31-29) Reverse line display ON/OFF

The “Reverse line display ON/OFF” is used to enable or disable the reverse line display for the blink operation and determine the reverse line display mode.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	*	*	BT	LREV

● LREV register

The “LREV” register is used to enable or disable the reverse line display.


LREV =0: Reverse line display OFF (Normal)

LREV =1: Reverse line display ON



- BT register
The “BT” register is used to determine the reverse line display mode in the reverse line display ON (LREV=1) status.

BT =0: Normal reverse line display
BT =1: Blink once every 32 frames


Display examples in the LREV=“1” and BT=“1”



Blink once every 32 frames



Blink once every 32 frames



←Initial reverse line address

←Last reverse line address

(31-30) Gradation Palette setting control

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	*	*	*	PS

PS=0: Lower 8 Gradation setting

PS=1: Upper 8 Gradation setting

(31-31) PWM control

The "PWM control" is used to determine the PWM type for the segment waveforms, where the type can be specified for each of the SEGAI, SEGBI and SEGCi (i=0-127) drivers.

CSb	RS	RDb	WRb	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	PWMS	PWMA	PWMB	PWMC

● PWMS register

PWMS=0: Type 1

PWMS=1: Type 2


● PWMA, B and C registers

The "PWMA, PWMB and PWMC" registers are used to select the type 1-O or type 1-E.


PWMZ=0 (Z=A, B and C): Type 1-O

PWMZ=1 (Z=A, B and C): Type 1-E

PWM type1 (PWMS="0")



PWM type2 (PWMS="1")



(32) The relationship between Common drivers and row addresses

Row address assignment of common drivers is programmed by the “SHIFT” register of the “Display control (1)”, “Duty cycle ratio”, “Internal display line” and “Initial COM line” instructions

When initial display line is “0”

If the “SHIFT” is “0”, the scan direction is normal. When the “LA₀ to LA₇” registers of the “Initial display line” instruction is “0”, the “MY” corresponding to the initial COM line is “0” and is increasing during display.

When initial display line is not “0”

If the “SHIFT” is “1”, the scan direction is inversed. When the “LA₀ to LA₇” registers of the “Initial display line” instruction is not “0”, the “MY” corresponding to the initial COM line is this setting value and is increasing during display.

The following are examples of setting the start-line 0 or 5 at 1/163(DSE=0), 1/80(DSE=1), or 1/16(DSE=1) duty.

(32-1) Initial display line "0", 1/163 duty cycle (Common forward scan, DSE="0")

SHIFT="0" (Common forward scan), DS_{0,2,1,1}="0000", LA₁="00000000" (Initial display line 0) DSE="0"

SC ₃	SC ₂	SC ₁	SC ₀	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
				0	161	153	148	145	137	129	121	113	105	97	89	40	32	24	16
COM ₀					0														
COM ₁																			
COM ₂																			
COM ₃																			
COM ₄																			
COM ₅																			
COM ₆																			
COM ₇																			
COM ₈																			
COM ₉																			
COM ₁₀																			
COM ₁₁																			
COM ₁₂																			
COM ₁₃																			
COM ₁₄																			
COM ₁₅																			
COM ₁₆																			
COM ₁₇																			
COM ₁₈																			
COM ₁₉																			
COM ₂₀																			
COM ₂₁																			
COM ₂₂																			
COM ₂₃																			
COM ₂₄																			
COM ₂₅																			
COM ₂₆																			
COM ₂₇																			
COM ₂₈																			
COM ₂₉																			
COM ₃₀																			
COM ₃₁																			
COM ₃₂																			
COM ₃₃																			
COM ₃₄																			
COM ₃₅																			
COM ₃₆																			
COM ₃₇																			
COM ₃₈																			
COM ₃₉																			
COM ₄₀																			
COM ₄₁																			
COM ₄₂																			
COM ₄₃																			
COM ₄₄																			
COM ₄₅																			
COM ₄₆																			
COM ₄₇																			
COM ₄₈																			
COM ₄₉																			
COM ₅₀																			
COM ₅₁																			
COM ₅₂																			
COM ₅₃																			
COM ₅₄																			
COM ₅₅																			
COM ₅₆																			
COM ₅₇																			
COM ₅₈																			
COM ₅₉																			
COM ₆₀																			
COM ₆₁																			
COM ₆₂																			
COM ₆₃																			
COM ₆₄																			
COM ₆₅																			
COM ₆₆																			
COM ₆₇																			
COM ₆₈																			
COM ₆₉																			
COM ₇₀																			
COM ₇₁																			
COM ₇₂																			
COM ₇₃																			
COM ₇₄																			
COM ₇₅																			
COM ₇₆																			
COM ₇₇																			
COM ₇₈																			
COM ₇₉																			
COM ₈₀																			
COM ₈₁																			
COM ₈₂																			
COM ₈₃																			
COM ₈₄																			
COM ₈₅																			
COM ₈₆																			
COM ₈₇																			
COM ₈₈																			
COM ₈₉																			
COM ₉₀																			
COM ₉₁																			
COM ₉₂																			
COM ₉₃																			
COM ₉₄																			
COM ₉₅																			
COM ₉₆																			
COM ₉₇																			
COM ₉₈																			
COM ₉₉																			
COM ₁₀₀																			
COM ₁₀₁																			
COM ₁₀₂																			
COM ₁₀₃																			
COM ₁₀₄																			
COM ₁₀₅																			
COM ₁₀₆																			
COM ₁₀₇																			
COM ₁₀₈																			
COM ₁₀₉																			
COM ₁₁₀																			
COM ₁₁₁																			
COM ₁₁₂																			
COM ₁₁₃																			
COM ₁₁₄																			
COM ₁₁₅																			
COM ₁₁₆																			
COM ₁₁₇																			
COM ₁₁₈																			
COM ₁₁₉																			
COM ₁₂₀																			
COM ₁₂₁																			
COM ₁₂₂																			
COM ₁₂₃																			
COM ₁₂₄																			
COM ₁₂₅																			
COM ₁₂₆																			
COM ₁₂₇																			
COM ₁₂₈																			

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

*1 : 163rd COM period is not selected.


(32-2) Initial display line "0", 1/163 duty cycle (Common backward scan, DSE="0")

[illegible]


DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

*1 : 163rd COM period is not selected.

(32-3) Initial display line "0", 1/80 duty cycle (Common forward scan, DSE="1")



(32-4) Initial display line "0", 1/80 duty cycle (Common backward scan, DSE="1")



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line


(32-5) Initial display line "0", 1/16 duty cycle (Common forward scan, DSE="1")

SHIFT="0" (Common forward scan), DS_{0,2,1}, s="1111", LA₀...LA₁₅="00000000" (Initial display line 0) DSE="1"

The diagram shows the timing of data flow for 154 COM channels (COM0 to COM153). The control signals SC3, SC2, SC1, and SC0 are active low. The data lines 0000 to 1111 are active low. The diagram illustrates the sequence of data flow for each COM channel, with arrows indicating the direction of data flow and the values 0 and 15 shown at the start of each arrow.

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-6) Initial display line “0”, 1/16 duty cycle (Common backward scan, DSE=“1”)



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-7) Initial display line "5", 1/163 duty cycle (Common forward scan, DSE="0")


[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

*1 : 163rd COM period is not selected.


*1 : 163rd COM period is not selected.

(32-9) Initial display line "5", 1/80 duty cycle (Common forward scan, DSE="1")



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-10)Initial display line “5”, 1/80 duty cycle (Common backward scan, DSE=“1”)



DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-11) Initial display line "5", 1/16 duty cycle (Common forward scan, DSE="1")

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

(32-12) Initial display line "5", 1/16 duty cycle (Common backward scan, DSE="1")

[illegible]

DS: Duty cycle ratio, SC: Initial COM line, LA: Initial display line

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	TERMINAL	RATING	UNIT
Supply Voltage (1)	V_{DD}	$V_{SS}=0V$ $T_a = +25^{\circ}C$	V_{DD}	-0.3 to +4.0	V
Supply Voltage (2)	V_{EE}		V_{EE}	-0.3 to +4.0	V
Supply Voltage (3)	V_{OUT}		V_{OUT}	-0.3 to +19.0	V
Supply Voltage (4)	V_{REG}		V_{REG}	-0.3 to +19.0	V
Supply Voltage (5)	V_{LCD}		V_{LCD}	-0.3 to +19.0	V
Supply Voltage (6)	V_1, V_2, V_3, V_4		V_1, V_2, V_3, V_4	-0.3 to $V_{LCD} + 0.3$	V
Input Voltage	V_I		*1	-0.3 to $V_{DD} + 0.3$	V
Storage Temperature	T_{stg}			-45 to +125	$^{\circ}C$

Note 1) D_0 to D_{15} , CSb, RS, RDb, WRb, OSC₁, RESb, TEST₁, TEST₂, terminals.

Note 2) To stabilize the voltage booster operation, decoupling capacitors must be connected between the V_{DD} and V_{SS} pins and between the V_{EE} and V_{SSH} pins.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TERMINAL	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage	V_{DD1}	V_{DD}	1.7		3.3	V	*1
	V_{DD2}		2.4		3.3	V	*2
	V_{EE}	V_{EE}	2.4		3.3	V	*3
Operating Voltage	V_{LCD}	V_{LCD}	5		18.0	V	*4
	V_{OUT}	V_{OUT}			18.0	V	
	V_{REG}	V_{REG}			$V_{OUT} \times 0.9$	V	
	V_{REF}	V_{REF}	2.1		3.3	V	*5
Operating Temperature	T_{opr}		-30		85	$^{\circ}C$	

Note1) Applies to the condition when the reference voltage generator is not used.

Note2) Applies to the condition when the reference voltage generator is used.

Note3) Applies to the condition when the voltage booster is used.

Note4) The following relationship among the supply voltages must be maintained.

$$V_{SS} < V_4 < V_3 < V_2 < V_1 < V_{LCD} \leq V_{OUT}$$

Note5) The relationship: $V_{REF} < V_{EE}$ must be maintained.

DC CHARACTERISTICS 1

$V_{SS} = 0V$, $V_{DD} = +1.7$ to $+3.3V$, $T_a = -30$ to $+85^\circ C$


PARAMETER	SYM BOL	CONDITION	MIN	TYP	MAX	UNIT	NOTE
High level input voltage	V_{IH}		$0.8 V_{DD}$		V_{DD}	V	*1
Low level input voltage	V_{IL}		0		$0.2V_{DD}$	V	*1
High level output voltage	V_{OH1}	$I_{OH} = -0.4mA$	$V_{DD} - 0.4$			V	*2
Low level output voltage	V_{OL1}	$I_{OL} = 0.4mA$			0.4	V	*2
High level output voltage	V_{OH2}	$I_{OH} = -0.1mA$	$V_{DD} - 0.4$			V	*3
Low level output voltage	V_{OL2}	$I_{OL} = 0.1mA$			0.4	V	*3
Input leakage current	I_{LI}	$V_I = V_{SS}$ or V_{DD}	-10		10	μA	*4
Output leakage current	I_{LO}	$V_I = V_{SS}$ or V_{DD}	-10		10	μA	*5
Driver ON-resistance	R_{ON1}	$ \Delta V_{ON} = 0.5V$					
		$V_{LCD} = 10V$		1	2	$k\Omega$	*6
		$V_{LCD} = 6V$		2	4		
Stand-by current	I_{STB}	$CSb = V_{DD}$, $T_a = 25^\circ C$			15	μA	*7
Internal oscillation Frequency	f_{OSC1}	$V_{DD} = 3V$	625	763	900	kHz	*8
	f_{OSC2}	$T_a = 25^\circ C$	141	172	203		*9
	f_{OSC3}		20.5	25	29.5		*10
External oscillation Frequency	f_{r1}	$R_f = 10k\Omega$		750		kHz	*11
	f_{r2}	$R_f = 51k\Omega$		185			
	f_{r3}	$R_f = 390k\Omega$		27.2			
Voltage converter output voltage	V_{OUT}	N-time booster ($N=2$ to 7) $R_L = 500k\Omega$ ($V_{OUT} - V_{SS}$)	$(N \times V_{EE}) \times 0.95$			V	*12
Supply current (1)	I_{DD1}	$V_{DD} = 2.5V$, 7-time booster Whole ON pattern		870	1300	μA	*13
Supply current (2)	I_{DD2}	$V_{DD} = 2.5V$, 7-time booster Checker pattern		1060	1590		
Supply current (3)	I_{DD3}	$V_{DD} = 3V$, 6-time booster Whole ON pattern		760	1140		
Supply current (4)	I_{DD4}	$V_{DD} = 3V$, 6-time booster Checker pattern		930	1400		
Supply current (5)	I_{DD5}	$V_{DD} = 3V$, 5-time booster Whole ON pattern		520	780		
Supply current (6)	I_{DD6}	$V_{DD} = 3V$, 5-time booster Checker pattern		650	980		
Supply current (7)	I_{DD7}	$V_{DD} = 3V$, 4-time booster Whole ON pattern		360	540		
Supply current (8)	I_{DD8}	$V_{DD} = 3V$, 4-time booster Checker pattern		450	680		
V_{BA} Operating voltage	V_{BA}	$V_{EE} = 2.4$ to $3.3V$	$(0.9 V_{EE}) \times 0.98$	$0.9 V_{EE}$	$(0.9 V_{EE}) \times 1.02$	V	*14
V_{REG} Operating voltage	V_{REG}	$V_{EE} = 2.4$ to $3.3V$ $V_{REF} = 0.9 \times V_{EE}$ N-time booster ($N=2$ to 7)	$(V_{REF} \times N) \times 0.97$	$(V_{REF} \times N)$	$(V_{REF} \times N) \times 1.03$	V	*15
Output Voltage	V_2		-100	0	+100	mV	*16
	V_3		-100	0	+100		
	V_{D12}		-30	0	+30		
	V_{D34}		-30	0	+30		
	V_{D24}		-30	0	+30		

■ CLOCK and FRAME FREQUENCY

PARAMETER	SYMBOL	Display mode	Display duty cycle ratio (1/D) <DSE=0>				NOTE
			1/163 to 1/97	1/81 to 1/57	1/49 to 1/33	1/25 to 1/17	
Internal clock	f_{OSC}	16 Gradation mode	$f_{OSC} / (62xD)$	$f_{OSC} / (62xD \times 2)$	$f_{OSC} / (62xD \times 4)$	$f_{OSC} / (62xD \times 8)$	FLM
		Simplified 8 gradation mode	$f_{OSC} / (14xD)$	$f_{OSC} / (14xD \times 2)$	$f_{OSC} / (14xD \times 4)$	$f_{OSC} / (14xD \times 8)$	
		B&W mode	$f_{OSC} / (2xD)$	$f_{OSC} / (2xD \times 2)$	$f_{OSC} / (2xD \times 4)$	$f_{OSC} / (2xD \times 8)$	
External clock	f_{CK}	16 Gradation mode	$f_{CK} / (62xD)$	$f_{CK} / (62xD \times 2)$	$f_{CK} / (62xD \times 4)$	$f_{CK} / (62xD \times 8)$	
		Simplified 8 gradation mode	$f_{CK} / (14xD)$	$f_{CK} / (14xD \times 2)$	$f_{CK} / (14xD \times 4)$	$f_{CK} / (14xD \times 8)$	
		B&W mode	$f_{CK} / (2xD)$	$f_{CK} / (2xD \times 2)$	$f_{CK} / (2xD \times 4)$	$f_{CK} / (2xD \times 8)$	

APPLIED TERMINALS and CONDITIONS


- Note 1) D_0 - D_{15} , CSb, RS, RDb, WRb, P/S, SEL68, RESb
 Note 2) D_0 - D_{15}
 Note 3) CL, FLM, FR, CLK
 Note 4) CSb, RS, SEL68, RDb, WRb, P/S, RESb, OSC₁
 Note 5) D_0 - D_{15} in the high impedance
- Note 6) SEGA₀-SEGA₁₂₇, SEGB₀-SEGB₁₂₇, SEGC₀-SEGC₁₂₇, COM₀-COM₁₆₁
 - Defines the resistance between the COM/SEG terminals and each of the power supply terminals (V_{LCD} , V_1 , V_2 , V_3 and V_4) at the condition of 0.5V deference and 1/9 LCD bias ratio.
- Note 7) V_{DD}
 - The oscillator is halted, CSb="1" (disabled), No-load on the COM/SEG drivers
- Note 8) OSC
 - Defines the internal oscillation frequency at (Rf_2 , Rf_1 , Rf_0)=(0,0,0) in the variable gradation mode.
- Note 9) OSC
 - Defines the internal oscillation frequency at (Rf_2 , Rf_1 , Rf_0)=(0,0,0) in the fixed gradation mode.
- Note 10) OSC
 - Defines the internal oscillation frequency at (Rf_2 , Rf_1 , Rf_0)=(0,0,0) in the Black & White mode.
- Note 11) V_{DD} =3V, T_a =25°C
- Note 12) V_{OUT}
 - Applies to the condition when the internal voltage booster, the internal oscillator and internal power circuits are used.
 - V_{EE} =2.4V to 3.3V, EVR= (1,1,1,1,1,1,1), 1/5 to 1/12 LCD bias, 1/163 duty cycle, No-load on COM/SEG drivers.
 - RL=500KΩ between the V_{OUT} and the V_{SS} , CA_1 = CA_2 =1.0uF, CA_3 =0.1uF, DCON="1", AMPON="1"
- Note 13) V_{DD}
 - Applies to the condition when using the internal oscillator and internal power circuits, no access between the LSI and MPU.
 - EVR= (1,1,1,1,1,1,1), All pixels turned-on or checkerboard display in gradation mode. No-load on the COM/SEG drivers.
 - V_{DD} = V_{EE} , V_{REF} =0.9 V_{EE} , CA_1 = CA_2 =1.0uF, CA_3 =0.1uF, DCON="1", AMPON="1", NLIN="0" 1/163 Duty cycle, T_a =25°C
- Note 14) V_{BA}
 - Applies to the condition that V_{BA} = V_{REF} and voltage booster N= 1. When DCON="0", V_{OUT} =13.5V input.
- Note 15) V_{REG}
 - V_{EE} =2.4V to 3.3V, V_{REF} =0.9 V_{EE} , V_{OUT} =18V, 1/5 to 1/12 LCD bias ratio, 1/163 duty cycle, EVR=(1,1,1,1,1,1,1)
 - Checkerboard display, No-load on the COM/SEG drivers, the voltage booster N=2 to 7 CA_1 = CA_2 =1.0uF, CA_3 =0.1uF, DCON="0", AMPON="1", NLIN="0"
- Note 16) V_{LCD} , V_1 , V_2 , V_3 , V_4
 - V_{EE} =3.0V, V_{REF} =0.9 V_{EE} , V_{OUT} =15V, 1/5 to 1/12 LCD Bias, EVR= (1,1,1,1,1,1,1), Display OFF, No-load on the COM/SEG drivers, voltage booster N=5, CA_1 = CA_2 =1.0uF, CA_3 =0.1uF, DCON="0", AMPON="1"



V_{D12} : (1)-(2)
 V_{D34} : (3)-(4)
 V_{D24} : (2)-(4)

■ AC CHARACTERISTICS

● Write operation (80-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		90		ns	WRb
Enable "L" level pulse width	t_{WRLW8}		35		ns	
Enable "H" level pulse width	t_{WRHW8}		35		ns	
Data setup time	t_{DS8}		30		ns	D ₀ to D ₁₅
Data hold time	t_{DH8}		5		ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		160		ns	WRb
Enable "L" level pulse width	t_{WRLW8}		70		ns	
Enable "H" level pulse width	t_{WRHW8}		70		ns	
Data setup time	t_{DS8}		40		ns	D ₀ to D ₁₅
Data hold time	t_{DH8}		5		ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	WRb
Enable "L" level pulse width	t_{WRLW8}		80		ns	
Enable "H" level pulse width	t_{WRHW8}		80		ns	
Data setup time	t_{DS8}		70		ns	D ₀ to D ₁₅
Data hold time	t_{DH8}		10		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Read operation (80-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	
Enable "L" level pulse width	t_{WRLR8}		80		ns	RDb
Enable "H" level pulse width	t_{WRHR8}		80		ns	
Read Data delay time	T_{RDD8}	CL=15pF	0	60	ns	D ₀ to D ₁₅
Read Data hold time	T_{RDH8}		0		ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		180		ns	
Enable "L" level pulse width	t_{WRLR8}		80		ns	RDb
Enable "H" level pulse width	t_{WRHR8}		80		ns	
Read Data delay time	T_{RDD8}	CL=15pF	0	60	ns	D ₀ to D ₁₅
Read Data hold time	T_{RDH8}		0		ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH8}		0		ns	CSb
Address setup time	t_{AS8}		0		ns	RS
System cycle time	t_{CYC8}		250		ns	
Enable "L" level pulse width	t_{WRLR8}		120		ns	RDb
Enable "H" level pulse width	t_{WRHR8}		120		ns	
Read Data delay time	t_{RDD8}	CL=15pF	0	110	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH8}		0		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Write operation (68-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		90		ns	
Enable "L" level pulse width	t_{ELW6}		35		ns	E
Enable "H" level pulse width	t_{EHW6}		35		ns	
Data setup time	t_{DS6}		40		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		5		ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		160		ns	
Enable "L" level pulse width	t_{ELW6}		70		ns	E
Enable "H" level pulse width	t_{EHW6}		70		ns	
Data setup time	t_{DS6}		50		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		5		ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		180		ns	
Enable "L" level pulse width	t_{ELW6}		80		ns	E
Enable "H" level pulse width	t_{EHW6}		80		ns	
Data setup time	t_{DS6}		70		ns	D ₀ to D ₁₅
Data hold time	t_{DH6}		10		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Read operation (68-type MPU)



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		180		ns	E
Enable "L" level pulse width	t_{ELR6}		80		ns	
Enable "H" level pulse width	t_{EHR6}		80		ns	
Read Data delay time	t_{RDD6}	CL=15pF	0	70	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH6}				ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		180		ns	E
Enable "L" level pulse width	t_{ELR6}		80		ns	
Enable "H" level pulse width	t_{EHR6}		80		ns	
Read Data delay time	t_{RDD6}	CL=15pF	0	70	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH6}				ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Address hold time	t_{AH6}		0		ns	CSb
Address setup time	t_{AS6}		0		ns	RS
System cycle time	t_{CYC6}		250		ns	E
Enable "L" level pulse width	t_{ELR6}		120		ns	
Enable "H" level pulse width	t_{EHR6}		120		ns	
Read Data delay time	t_{RDD6}	CL=15pF	0	110	ns	D ₀ to D ₁₅
Read Data hold time	t_{RDH6}				ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Serial interface



($V_{DD}=2.5$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	SCL
SCL "H" level pulse width	t_{SHW}		20		ns	
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CSb – SCL time	t_{CSS}		20		ns	CSb
CSb hold time	t_{CSH}		20		ns	

($V_{DD}=2.2$ to $2.5V$, $T_a=-30$ to $+85^{\circ}C$)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		50		ns	SCL
SCL "H" level pulse width	t_{SHW}		20		ns	
SCL "L" level pulse width	t_{SLW}		20		ns	
Address setup time	t_{ASS}		20		ns	RS
Address hold time	t_{AHS}		20		ns	
Data setup time	t_{DSS}		20		ns	SDA
Data hold time	t_{DHS}		20		ns	
CSb – SCL time	t_{CSS}		20		ns	CSb
CSb hold time	t_{CSH}		20		ns	

($V_{DD}=1.7$ to $2.2V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
Serial clock cycle	t_{CYCS}		80		ns	SCL
SCL "H" level pulse width	t_{SHW}		35		ns	
SCL "L" level pulse width	t_{SLW}		35		ns	
Address setup time	t_{ASS}		35		ns	RS
Address hold time	t_{AHS}		35		ns	
Data setup time	t_{DSS}		35		ns	SDA
Data hold time	t_{DHS}		35		ns	
CSb – SCL time	t_{CSS}		35		ns	CSb
CSb hold time	t_{CSH}		35		ns	

Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Display control timing



Output timing (V_{DD}=2.4 to 3.3V, Ta=-30 to +85°C)


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
FLM delay time	t_{DFLM}	CL=15pF	0	500	ns	FLM
FR delay time	t_{FR}		0	500	ns	FR
CL delay time	t_{DCL}		0	200	ns	CL

Output timing (V_{DD}=1.7 to 2.4V, Ta=-30 to +85°C)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
FLM delay time	t_{DFLM}	CL=15pF	0	1000	ns	FLM
FR delay time	t_{FR}		0	1000	ns	FR
CL delay time	t_{DCL}		0	200	ns	CL

Note) Each timing is specified based on 20% and 80% of V_{DD}.

● Input clock timing



($V_{DD}=1.7$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	TERMINAL
OSC ₁ "H" level pulse width (1)	t_{CKHW1}		0.555	0.800	μs	OSC ₁ *1
OSC ₁ "L" level pulse width (1)	t_{CKLW1}		0.555	0.800	μs	
OSC ₁ "H" level pulse width (2)	t_{CKHW2}		2.46	3.54	μs	OSC ₁ *2
OSC ₁ "L" level pulse width (2)	t_{CKLW2}		2.46	3.54	μs	
OSC ₁ "H" level pulse width (3)	t_{CKHW3}		16.9	24.4	μs	OSC ₁ *3
OSC ₁ "L" level pulse width (3)	t_{CKLW3}		16.9	24.4	μs	


Note) Each timing is specified based on 20% and 80% of V_{DD} .

Note 1) Applied to the variable gradation mode / MON="0", PWM="0"

Note 2) Applied to the fixed gradation mode / MON="0", PWM="1"

Note 3) Applied to the B&W mode / MON="1"

● Reset input timing



($V_{DD}=2.4$ to $3.3V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.0	μs	
RESb "L" level pulse width	t_{RW}		10.0		μs	RESb

($V_{DD}=1.7$ to $2.4V$, $T_a=-30$ to $+85^{\circ}C$)

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT	Terminal
Reset time	t_R			1.5	μs	
RESb "L" level pulse width	t_{RW}		10.0		μs	RESb


Note) Each timing is specified based on 20% and 80% of V_{DD} .

● Typical characteristic


PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Basic delay time of gate	$T_a=+25^{\circ}\text{C}$, $V_{SS}=0\text{V}$, $V_{DD}=3.0\text{V}$		10		ns

● Input output terminal type


(a) Input circuit




(b) Output circuit



(c) Input/Output circuit



(d) Display output circuit




Terminals: SEGA₀ to SEGA₁₂₇
 SEGB₀ to SEGB₁₂₇
 SEGC₀ to SEGC₁₂₇
 COM₀ to COM₁₆₁


APPLICATION CIRCUIT EXAMPLES

(1) MPU Connections


80-type MPU interface



68-type MPU interface



Serial interface



[CAUTION]

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.