

CYV15G0204TRB

Independent Clock HOTLink II[™] Dual Serializer and Dual Reclocking Deserializer

Features

- Second-generation HOTLink[®] technology
- Compliant to SMPTE 292M and SMPTE 259M video standards
- Dual-channel video serializer plus dual channel video reclocking deserializer
 - 195- to 1500-Mbps serial data signaling rate
 - Simultaneous operation at different signaling rates
- Supports reception of either 1.485 or 1.485/1.001 Gbps data rate with the same training clock
- · Supports half-rate and full-rate clocking
- Internal phase-locked loops (PLLs) with no external PLL components
- Selectable differential PECL-compatible serial inputs
 Internal DC-restoration
- · Redundant differential PECL-compatible serial outputs
- No external bias resistors required
- Signaling-rate controlled edge-rates
- Internal source termination
- Synchronous LVTTL parallel interface
- JTAG boundary scan
- Built-In Self-Test (BIST) for at-speed link testing
- Link Quality Indicator
 - Analog signal detect
 - Digital signal detect
- Low-power 2.5W @ 3.3V typical
- Single 3.3V supply

- Thermally enhanced BGA
- Pb-Free package option available
- 0.25μ BiCMOS technology

Functional Description

The CYV15G0204TRB Independent Clock HOTLink II™ Dual Serializer and Dual Reclocking Deserializer is a point-to-point or point-to-multipoint communications building block enabling transfer of data over a variety of high-speed serial links including SMPTE 292M and SMPTE 259M video applications. It supports signaling rates in the range of 195 to 1500 Mbps per serial link. All transmit and receive channels are independent and can operate simultaneously at different rates. Each transmit channel accepts 10-bit parallel characters in an Input Register and converts them to serial data. Each receive channel accepts serial data and converts it to 10-bit parallel characters and presents these characters to an Output Register. The received serial data can also be reclocked and retransmitted through the reclocker serial outputs. Figure 1 illustrates typical connections between independent video co-processors and corresponding CYV15G0204TRB chips.

The CYV15G0204TRB satisfies the SMPTE 259M and SMPTE 292M compliance as per SMPTE EG34-1999 Pathological Test Requirements.

As a second-generation HOTLink device, the CYV15G0204TRB extends the HOTLink family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data and BIST) with other HOTLink devices. Each transmit (TX) channel of the CYV15G0204TRB HOTLink II device accepts scrambled 10-bit transmission characters. These characters are serialized and output from dual Positive ECL (PECL) compatible differential transmission-line drivers at a bit-rate of either 10- or 20-times the input reference clock for that channel.




Figure 1. HOTLink II[™] System Connections

 198 Champion Court
 San Jose, CA 95134-1709
 408-943-2600 Revised May 2, 2007




Each receive (RX) channel of the CYV15G0204TRB HOTLink II device accepts a serial bit-stream from one of two selectable PECL-compatible differential line receivers, and using a completely integrated Clock and Data Recovery PLL, recovers the timing information necessary for data reconstruction. The recovered bit-stream is reclocked and retransmitted through the reclocker serial outputs. Also, the recovered serial data is deserialized and presented to the destination host system.

Each transmit and receive channel contains an independent BIST pattern generator and checker, respectively. This BIST


hardware allows at-speed testing of the high-speed serial data paths in each transmit and receive section, and across the interconnecting links.

The CYV15G0204TRB is ideal for SMPTE applications where different data rates and serial interface standards are necessary for each channel. Some applications include multi-format routers, switchers, format converters, SDI monitors, cameras, and camera control units.



















Device Configuration and Control Block Diagram

- - - - - = Internal Signal





Pin Configuration (Top View)^[1]

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
A	IN C1–	ROUT C1–	IN C2–	ROUT C2–	V _{CC}	IN D1–	ROUT D1–	GND	IN D2–	ROUT D2–	GND	TOUT A1–	GND	GND	TOUT A2-	V _{CC}	V _{CC}	TOUT B1–	V _{CC}	TOUT B2-
В	IN C1+	ROUT C1+	IN C2+	ROUT C2+	V _{CC}	IN D1+	ROUT D1+	GND	IN D2+	ROUT D2+	NC	TOUT A1+	GND	NC	TOUT A2+	V _{CC}	NC	TOUT B1+	NC	TOUT B2+
С	TDI	TMS	INSELC	V _{CC}	V _{CC}	ULCD	ULCC	GND	DATA [6]	DATA [4]	DATA [2]	DATA [0]	GND	NC	SPD SELD	V _{CC}	LDTD EN	TRST	GND	TDO
D	TCLK	RESET	INSELD	V _{CC}	V _{CC}	V _{CC}	SPD SELC	GND	DATA [5]	DATA [3]	DATA [1]	GND	GND	GND	NC	V _{CC}	NC	V _{CC}	SCAN EN2	TMEN3
Е	V _{CC}	V _{CC}	V _{CC}	V _{CC}					I	I	I	I	I				V _{CC}	V _{CC}	V _{CC}	V _{CC}
F	RX DC[8]	RX DC[9]	V _{CC}	V _{CC}													NC	NC	TX CLKOB	NC
G	GND	WREN	GND	GND													SPD SELB	NC	SPD SELA	NC
н	GND	GND	GND	GND													GND	GND	GND	GND
J	GND	GND	GND	GND													NC	NC	NC	NC
К	RX	TRG	GND	GND													NC	NC	NC	NC
L	DC[4] RX DC[5]	CLKC- TRG CLKC+	LFIC	GND													NC	NC	NC	TX DB[6]
М	RX DC[6]	RX	V _{CC}	RE PDOC													REF CLKB+	REF CLKB-	TX ERRB	TX CLKB
Ν	GND	DC[7] GND	GND	GND													GND	GND	GND	GND
Р	RX	RX	RX	RX													тх	тх	тх	тх
R	DC[3] BIST	DC[2] RE	DC[1] RX	DC[0] RX													DB[5] TX	DB[4] TX	DB[3] TX	DB[2] TX
т	STC V _{CC}	CLKOC V _{CC}	CLKC+	CLKC-													DB[1] V _{CC}	DB[0]	DB[9] V _{CC}	DB[7] V _{CC}
U				VCC																
V	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	RX DD[4]	RX DD[3]	GND	TX DA[9]	ADDR [0]	TRG CLKD-	TX DA[1]	GND	TX DA[4]	TX DA[8]	V _{CC}	NC	TX DB[8]	NC	NC
Ŵ	V _{CC}	V _{CC}	V _{CC}	RX DD[8]	V _{CC}	RX DD[5]	RX DD[1]	GND	BIST STD	ADDR [2]	TRG CLKD+	TX CLKOA	GND	TX DA[3]	TX DA[7]	V _{CC}	NC	NC	NC	NC
	V _{CC}	V _{CC}	LFID	RX CLKD-	V _{CC}	RX DD[6]	RX DD[0]	GND	ADDR [3]	ADDR [1]	NC	TX ERRA	GND	TX DA[2]	TX DA[6]	V _{CC}	NC	REF CLKA+	NC	NC
Y	V _{CC}	V_{CC}	RX DD[9]	RX CLKD+	V_{CC}	RX DD[7]	RX DD[2]	GND	RE CLKOD	NC	TX CLKA	NC	GND	TX DA[0]	TX DA[5]	V _{CC}	RE PDOD	REF CLKA–	NC	NC



Pin Configuration (Bottom View)^[1]

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
А	TOUT B2-	V _{CC}	TOUT B1–	V _{CC}	V _{CC}	TOUT A2-	GND	GND	TOUT A1–	GND	ROUT D2–	IN D2-	GND	ROUT D1-	IN D1-	V _{CC}	ROUT C2-	IN C2–	ROUT C1-	IN C1–
В	TOUT B2+	NC	TOUT B1+	NC	V _{CC}	TOUT A2+	NC	GND	TOUT A1+	NC	ROUT D2+	IN D2+	GND	ROUT D1+	IN D1+	V _{CC}	ROUT C2+	IN C2+	ROUT C1+	IN C1+
С	TDO	GND	TRST	LDTD EN	V _{CC}	SPD SELD	NC	GND	DATA [0]	DATA [2]	DATA [4]	DATA [6]	GND	ULCC	ULCD	V _{CC}	V _{CC}	INSELC	TMS	TDI
D	TMEN3	SCAN EN2	V _{CC}	NC	V _{CC}	NC	GND	GND	GND	DATA [1]	DATA [3]	DATA [5]	GND	SPD SELC	V _{CC}	V _{CC}	V _{CC}	INSELD	RESET	TCLK
E	V _{CC}	V _{CC}	V _{CC}	V _{CC}													V _{CC}	V _{CC}	V _{CC}	V _{CC}
F	NC	TX CLKOB	NC	NC													V _{CC}	V _{CC}	RX DC[9]	RX DC[8]
G	NC	SPD SELA	NC	SPD SELB													GND	GND	WREN	GND
н	GND	GND	GND	GND													GND	GND	GND	GND
J	NC	NC	NC	NC													GND	GND	GND	GND
к	NC	NC	NC	NC													GND	GND	TRG CLKC–	RX DC[4]
L	TX DB[6]	NC	NC	NC													GND	LFIC	TRG CLKC+	RX DC[5]
М	TX CLKB	TX ERRB	REF CLKB–	REF CLKB+													RE PDOC	V _{CC}	RX DC[7]	RX DC[6]
N	GND	GND	GND	GND													GND	GND	GND	GND
Ρ	TX DB[2]	TX DB[3]	TX DB[4]	TX DB[5]													RX DC[0]	RX DC[1]	RX DC[2]	RX DC[3]
R	TX DB[7]	TX DB[9]	TX DB[0]	TX DB[1]													RX CLKC–	RX CLKC+	RE CLKOC	BIST STC
т	V _{CC}	V _{CC}	V _{CC}	V _{CC}													V _{CC}	V _{CC}	V _{CC}	V _{CC}
U	NC	NC	TX DB[8]	NC	V _{CC}	TX DA[8]	TX DA[4]	GND	TX DA[1]	TRG CLKD-	ADDR [0]	TX DA[9]	GND	RX DD[3]	RX DD[4]	V _{CC}				
V	NC	NC	NC	NC	V _{CC}	TX DA[7]	TX DA[3]	GND	TX CLKOA	TRG CLKD+	ADDR [2]	BIST STD	GND	RX DD[1]	RX DD[5]	V _{CC}	RX DD[8]	V _{CC}	V _{CC}	V _{CC}
W	NC	NC	REF CLKA+	NC	V _{CC}	TX DA[6]	TX DA[2]	GND	TX ERRA	NC	ADDR [1]	ADDR [3]	GND	RX DD[0]	RX DD[6]	V _{CC}	RX CLKD-	LFID	V _{CC}	V _{CC}
Y	NC	NC	REF CLKA–	RE PDOD	V _{CC}	TX DA[5]	TX DA[0]	GND	NC	TX CLKA	NC	RE CLKOD	GND	RX DD[2]	RX DD[7]	V _{CC}	RX CLKD+	RX DD[9]	V _{CC}	V _{CC}



Name	I/O Characteristics	Signal Description
Transmit Path Dat	a and Status Signals	
TXDA[7:0] TXDB[7:0]	LVTTL Input, synchronous, sampled by the associated TXCLKx↑ or REFCLKx↑ ^[2]	Transmit Data Inputs . TXDx[9:0] data inputs are captured on the rising edge of the transmit interface clock. The transmit interface clock is selected by the TXCKSELx latch via the device configuration interface.
TXERRA TXERRB	LVTTL Output, synchronous to REFCLKx ¹³ , asynchronous to transmit channel enable / disable, asynchronous to loss or return of	Transmit Path Error . TXERRx is asserted HIGH to indicate detection of a transmit Phase-Align Buffer underflow or overflow. If an underflow or overflow condition is detected, TXERRx, for the channel in error, is asserted HIGH and remains asserted until the transmit Phase-Align Buffer is re-centered with the PABRSTx latch via the device configuration interface. When TXBISTx = 0, the BIST progress is presented on the associated TXERRx output. The TXERRx signal pulses HIGH for one transmit-character clock period to indicate a pass through the BIST sequence once every 511 character times.
	REFCLKx±	TXERRx is also asserted HIGH, when any of the following conditions is true:
		• The TXPLL for the associated channel is powered down. This occurs when OE2x and OE1x for a given channel are both disabled by setting OE2x = 0 and OE1x = 0.
		 The absence of the REFCLKx± signal.
Transmit Path Clo	ck Signals	
REFCLKA± REFCLKB±	Differential LVPECL or single-ended LVTTL input clock	Reference Clock. REFCLKx± clock inputs are used as the timing references for the transmit PLL. These input clocks may also be selected to clock the transmit parallel interface. When driven by a single-ended LVCMOS or LVTTL clock source, connect the clock source to either the true or complement REFCLKx input, and leave the alternate REFCLKx input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs.
TXCLKA TXCLKB	LVTTL Clock Input, internal pull-down	Transmit Path Input Clock . When configuration latch TXCKSELx = 0, the associated TXCLKx input is selected as the character-rate input clock for the TXDx[9:0] input. In this mode, the TXCLKx input must be frequency-coherent to its associated TXCLKOx output clock, but may be offset in phase by any amount. Once initialized, TXCLKx is allowed to drift in phase as much as ±180 degrees. If the input phase of TXCLKx drifts beyond the handling capacity of the Phase Align Buffer, TXERRx is asserted to indicate the loss of data, and remains asserted until the Phase Align Buffer is initialized. The phase of the TXCLKx input clock relative to its associated REFCLKx± is initialized when the configuration latch PABRSTx is written as 0. When the associated TXERRx is deasserted, the Phase Align Buffer is initialized and input characters are correctly captured.
TXCLKOA TXCLKOB	LVTTL Output	Transmit Clock Output . TXCLKOx output clock is synthesized by each channel's transmit PLL and operates synchronous to the internal transmit character clock. TXCLKOx operates at either the same frequency as REFCLKx \pm (TXRATEx = 0), or at twice the frequency of REFCLKx \pm (TXRATEx = 1). The transmit clock outputs have no fixed phase relationship to REFCLKx \pm .

Notes

- When REFCLKx± is configured for half-rate operation, these inputs are sampled relative to both the rising and falling edges of the associated REFCLKx±.
 When REFCLKx± is configured for half-rate operation, these outputs are presented relative to both the rising and falling edges of the associated REFCLKx±.



Name	I/O Characteristics	Signal Description
Receive Path Da	ta and Status Signals	
RXDC[9:0] RXDD[9:0]	LVTTL Output, synchronous to the RXCLK± output	Parallel Data Output . RXDx[9:0] parallel data outputs change relative to the receive interface clock. If RXCLKx± is a full-rate clock, the RXCLKx± clock outputs are complementary clocks operating at the character rate. The RXDx[9:0] outputs for the associated receive channels follow rising edge of RXCLKx+ or falling edge of RXCLKx–. If RXCLKx± is a half-rate clock, the RXCLKx± clock outputs are complementary clocks operating at half the character rate. The RXDx[9:0] outputs for the associated receive channels follow both the falling and rising edges of the associated RXCLKx± clock outputs.
		When BIST is enabled on the receive channel, the BIST status is presented on the RXDx[1:0] and BISTSTx outputs. See Table 6 on page 19 for each status reported by the BIST state machine. Also, while BIST is enabled, the RXDx[9:2] outputs should be ignored.
BISTSTC BISTSTD	LVTTL Output, synchronous to the RXCLKx ± output	BIST Status Output. When RXBISTx[1:0] = 10, BISTSTx (along with RXDx[1:0]) displays the status of the BIST reception. See Table 6 on page 19 for the BIST status reported for each combination of BISTSTx and RXDx[1:0].
		When RXBISTx[1:0] \neq 10, BISTSTx should be ignored.
REPDOC REPDOD	Asynchronous to reclocker output channel enable / disable	Reclocker Powered Down Status Output. REPDOx is asserted HIGH, when the associated channel's reclocker output logic is powered down. This occurs when ROE2x and ROE1x are both disabled by setting ROE2x = 0 and ROE1x = 0.
Receive Path Clo	ock Signals	
TRGCLKC± TRGCLKD±	Differential LVPECL or single-ended LVTTL input clock	CDR PLL Training Clock . TRGCLKx± clock inputs are used as the reference source for the frequency detector (Range Controller) of the associated receive PLL to reduce PLL acquisition time.
		In the presence of valid serial data, the recovered clock output of the receive CDR PLL (RXCLKx±) has no frequency or phase relationship with TRGCLKx±.
		When driven by a single-ended LVCMOS or LVTTL clock source, connect the clock source to either the true or complement TRGCLKx input, and leave the alternate TRGCLKx input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs.
RXCLKC± RXCLKD±	LVTTL Output Clock	Receive Clock Output. RXCLKx± is the receive interface clock used to control timing of the RXDx[9:0] parallel outputs. These true and complement clocks are used to control timing of data output transfers. These clocks are output continuously at either the half-character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected by RXRATEx.
RECLKOC RECLKOD	LVTTL Output	Reclocker Clock Output . RECLKOx output clock is synthesized by the associated reclocker output PLL and operates synchronous to the internal recovered character clock. RECLKOx operates at either the same frequency as RXCLKx \pm (RXRATEx = 0), or at twice the frequency of RXCLKx \pm (RXRATEx = 1).The reclocker clock outputs have no fixed phase relationship to RXCLKx \pm .
Device Control S	bignals	
RESET	LVTTL Input, asynchronous, internal pull-up	Asynchronous Device Reset. RESET initializes all state machines, counters, and configuration latches in the device to a known state. RESET must be asserted LOW for a minimum pulse width. When the reset is removed, all state machines, counters and configuration latches are at an initial state. As per the JTAG specifications the device RESET cannot reset the JTAG controller. Therefore, the JTAG controller has to be reset separately. Refer to "JTAG Support" on page 19 for the methods to reset the JTAG state machine. See Table 4 on page 16 for the initialize values of the device configuration latches.



Name	I/O Characteristics	Signal Description
LDTDEN	LVTTL Input, internal pull-up	Level Detect Transition Density Enable . When LDTDEN is HIGH, the Signal Level Detector, Range Controller, and Transition Density Detector are all enabled to determine if the RXPLL tracks TRGCLKx± or the selected input serial data stream. If the Signal Level Detector, Range Controller, or Transition Density Detector are out of their respective limits while LDTDEN is HIGH, the RXPLL locks to TRGCLKx± until such a time they become valid. The SDASEL[AD][1:0] inputs are used to configure the trip level of the Signal Level Detector. The Transition Density Detector limit is one transition in every 60 consecutive bits. When LDTDEN is LOW, only the Range Controller is used to determine if the RXPLL tracks TRGCLKx± or the selected input serial data stream. It is recommended to set LDTDEN = HIGH.
ULCC ULCD	LVTTL Input, internal pull-up	Use Local Clock . When ULCx is LOW, the RXPLL is forced to lock to <u>TRGCLKx±</u> instead of the received serial data stream. While ULCx is LOW, the LFIx for the associated channel is LOW indicating a link fault.
		When ULCx is HIGH, the RXPLL performs Clock and Data Recovery functions on the input data streams. This function is used in applications in which a stable RXCLKx± is needed. In cases when there is an absence of valid data transitions for a long period of time, or the high-gain differential serial inputs (INx±) are left floating, there may be brief frequency excursions of the RXCLKx± outputs from TRGCLKx±.
SPDSELA SPDSELB	3-Level Select ^[4] static control input	Serial Rate Select. The SPDSELx inputs specify the operating signaling-rate range of each channel's transmit (channels A and B) or receive PLL (channels C and D).
SPDSELC SPDSELD		LOW = 195 – 400 MBd
		MID = 400 – 800 MBd
		HIGH = 800 – 1500 MBd.
INSELC INSELD	LVTTL Input, asynchronous	Receive Input Selector. The INSELx input determines which external serial bit stream is passed to the receiver's Clock and Data Recovery circuit. When INSELx is HIGH, the Primary Differential Serial Data Input, INx1±, is selected for the associated receive channel. When INSELx is LOW, the Secondary Differential Serial Data Input, INx2±, is selected for the associated receive channel.
LFIC LFID	LVTTL Output, asynchronous	Link Fault Indication Output. LFIx is an output status indicator signal. LFIx is the logical OR of six internal conditions. LFIx is asserted LOW when any of the following conditions is true:
		 Received serial data rate outside expected range
		 Analog amplitude below expected levels
		 Transition density lower than expected
		Receive channel disabled
		• ULCx is LOW
		Absence of TRGCLKx±.
Device Configurat	tion and Control Bus	Signals
WREN	LVTTL input, asynchronous, internal pull-up	Control Write Enable . The WREN input writes the values of the DATA[6:0] bus into the latch specified by the address location on the ADDR[3:0] bus. ^[5]
ADDR[3:0]	LVTTL input asynchronous, internal pull-up	Control Addressing Bus . The ADDR[3:0] bus is the input address bus used to configure the device. The WREN input writes the values of the DATA[6:0] bus into the latch specified by the address location on the ADDR[3:0] bus. ^[5] Table 4 on page 16 lists the configuration latches within the device, and the initialization value of the latches upon the assertion of RESET. Table 5 on page 18 shows how the latches are mapped in the device.

Notes

A. 3-Level Select inputs are used for static configuration. These are ternary inputs that make use of logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{SS} (ground). The HIGH level is usually implemented by direct connection to V_{CC} (power). The MID level is usually implemented by not connecting the input (left floating), which allows it to self bias to the proper level.
 See Device Configuration and Control Interface for detailed information on the operation of the Configuration Interface.



Name	I/O Characteristics	Signal Description
DATA[6:0]	LVTTL input asynchronous, internal pull-up	Control Data Bus. The DATA[6:0] bus is the input data bus used to configure the device. The WREN input writes the values of the DATA[6:0] bus into the latch specified by address location on the ADDR[3:0] bus. ^[5] Table 4 on page 16 lists the configuration latches within the device, and the initialization value of the latches upon the assertion of RESET. Table 5 on page 18 shows how the latches are mapped in the device.
Internal Device Co	onfiguration Latches	
RXRATE[CD]	Internal Latch ^[6]	Receive Clock Rate Select.
SDASEL[21][CD] [1:0]		Signal Detect Amplitude Select.
TXCKSEL[AB]	Internal Latch ^[6]	Transmit Clock Select.
TXRATE[AB]	Internal Latch ^[6]	Transmit PLL Clock Rate Select.
TRGRATE[CD]	Internal Latch ^[6]	Reclocker Output PLL Clock Rate Select.
RXPLLPD[CD]	Internal Latch ^[6]	Receive Channel Power Control.
RXBIST[CD][1:0]	Internal Latch ^[6]	Receive Bist Disabled.
TXBIST[AB]	Internal Latch ^[6]	Transmit Bist Disabled.
TOE2[AB]	Internal Latch ^[6]	Transmitter Differential Serial Output Driver 2 Enable.
TOE1[AB]	Internal Latch ^[6]	Transmitter Differential Serial Output Driver 1 Enable.
ROE2[CD]	Internal Latch ^[6]	Reclocker Differential Serial Output Driver 2 Enable.
ROE1[CD]	Internal Latch ^[6]	Reclocker Differential Serial Output Driver 1 Enable.
PABRSTB[AB]	Internal Latch ^[6]	Transmit Clock Phase Alignment Buffer Reset.
Factory Test Mode	es	
SCANEN2	LVTTL input, internal pull-down	Factory Test 2. SCANEN2 input is for factory testing only. This input may be left as a NO CONNECT, or GND only.
TMEN3	LVTTL input, internal pull-down	Factory Test 3. TMEN3 input is for factory testing only. This input may be left as a NO CONNECT, or GND only.
Analog I/O		
TOUTA1± TOUTB1±	CML Differential Output	Transmitter Primary Differential Serial Data Output . The transmitter TOUTx1± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
TOUTA2± TOUTB2±	CML Differential Output	Transmitter Secondary Differential Serial Data Output . The transmitter TOUTx2± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated trans- mission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
ROUTC1± ROUTD1±	CML Differential Output	Reclocker Primary Differential Serial Data Output . The reclocker ROUTx1± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
ROUTC2± ROUTD2±	CML Differential Output	Reclocker Secondary Differential Serial Data Output . The reclocker ROUTx2± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated trans- mission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
INC1± IND1±	Differential Input	Primary Differential Serial Data Input . The INx1 \pm input accepts the serial data stream for deserialization. The INx1 \pm serial stream is passed to the receive CDR circuit to extract the data content when INSELx = HIGH.

 Note

 6. See Device Configuration and Control Interface for detailed information on the internal latches.



Name	I/O Characteristics	Signal Description
INC2± IND2±	Differential Input	Secondary Differential Serial Data Input . The INx2 \pm input accepts the serial data stream for deserialization. The INx2 \pm serial stream is passed to the receiver CDR circuit to extract the data content when INSELx = LOW.
JTAG Interface	9	
TMS	LVTTL Input, internal pull-up	Test Mode Select . Used to control access to the JTAG Test Modes. If maintained high for \geq 5 TCLK cycles, the JTAG test controller is reset.
TCLK	LVTTL Input, internal pull-down	JTAG Test Clock.
TDO	3-State LVTTL Output	Test Data Out. JTAG data output buffer. High-Z while JTAG test mode is not selected.
TDI	LVTTL Input, internal pull-up	Test Data In. JTAG data input port.
TRST	LVTTL Input, internal pull-up	JTAG reset signal . When asserted (LOW), this input asynchronously resets the JTAG test access port controller.
Power	-	
V _{CC}		+3.3V Power.
GND		Signal and Power Ground for all internal circuits.

CYV15G0204TRB HOTLink II Operation

The CYV15G0204TRB is a highly configurable, independent clocking, device designed to support reliable transfer of large quantities of digital video data, using high-speed serial links from multiple sources to multiple destinations.

CYV15G0204TRB Transmit Data Path

Input Register

The parallel input bus TXDx[9:0] can be clocked in using TXCLKx (TXCKSELx = 0) or REFCLKx (TXCKSELx = 1).

Phase-Align Buffer

Data from each Input Register is passed to the associated Phase-Align Buffer, when the TXDx[9:0] input registers are clocked using TXCLKx (TXCKSELx = 0 and TXRATEx = 0). When the TXDx[9:0] input registers are clocked using REFCLKx \pm (TXCKSELx = 1) and REFCLKx \pm is a full-rate clock, the associated Phase Alignment Buffer in the transmit path is bypassed. These buffers are used to absorb clock phase differences between the TXCLKx input clock and the internal character clock for that channel.

Once initialized, TXCLKx is allowed to drift in phase as much as ±180 degrees. If the input phase of TXCLKx drifts beyond the handling capacity of the Phase Align Buffer, TXERRx is asserted to indicate the loss of data, and remains asserted until the Phase Align Buffer is initialized. The phase of the TXCLKx relative to its associated internal character rate clock is initialized when the configuration latch PABRSTx is written as 0. When the associated TXERRx is deasserted, the Phase Align Buffer is initialized and input characters are correctly captured.

If the phase offset, between the initialized location of the input clock and REFCLKx, exceeds the skew handling capabilities

of the Phase-Align Buffer, an error is reported on that channel's TXERRx output. This output indicates an error continuously until the Phase-Align Buffer for that channel is reset. While the error remains active, the transmitter for that channel outputs a continuous "1001111000" character to indicate to the remote receiver that an error condition is present in the link.

Transmit BIST

Each transmit channel contains an internal pattern generator that can be used to validate both the link and device operation. These generators are enabled by the associated TXBISTx latch via the device configuration interface. When enabled, a register in the associated transmit channel becomes a signature pattern generator by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Receiver(s).

A device reset (RESET sampled LOW) presets the BIST Enable Latches to disable BIST on both channels.

All data present at the associated TXDx[9:0] inputs are ignored when BIST is active on that channel.

Transmit PLL Clock Multiplier

Each Transmit PLL Clock Multiplier accepts a character-rate or half-character-rate external clock at the associated REFCLKx± input, and that clock is multiplied by 10 or 20 (as selected by TXRATEx) to generate a bit-rate clock for use by the transmit shifter. It also provides a character-rate clock used by the transmit paths, and outputs this character rate clock as TXCLKOx.

Each clock multiplier PLL can accept a REFCLKx± input between 19.5 MHz and 150 MHz, however, this clock range is limited by the operating mode of the CYV15G0204TRB clock



multiplier (TXRATEx) and by the level on the associated SPDSELx input.

SPDSELx are 3-level select^[4] inputs that select one of three operating ranges for the serial data outputs and inputs of the associated channel. The operating serial signaling-rate and allowable range of REFCLKx± frequencies are listed in Table 1.

Table 1. Operating Speed Settings

SPDSELx	TXRATEx	REFCLKx± Frequency (MHz)	Signaling Rate (Mbps)
LOW	1	reserved	195–400
	0	19.5–40	
MID (Open)	1	20–40	400–800
	0	40-80	
HIGH	1	40–75	800–1500
	0	80–150	

The REFCLKx± inputs are differential inputs with each input internally biased to 1.4V. If the REFCLKx+ input is connected to a TTL, LVTTL, or LVCMOS clock source, the input signal is recognized when it passes through the internally biased reference point. When driven by a single-ended TTL, LVTTL, or LVCMOS clock source, connect the clock source to either the true or complement REFCLKx input, and leave the alternate REFCLKx input open (floating).

When both the REFCLKx+ and REFCLKx– inputs are connected, the clock source must be a differential clock. This can either be a differential LVPECL clock that is DC-or AC-coupled or a differential LVTTL or LVCMOS clock.

By connecting the REFCLKx– input to an external voltage source, it is possible to adjust the reference point of the REFCLKx+ input for alternate logic levels. When doing so, it is necessary to ensure that the input differential crossing point remains within the parametric range supported by the input.

Transmit Serial Output Drivers

The serial output interface drivers use differential Current Mode Logic (CML) drivers to provide source-matched drivers for 50Ω transmission lines. These drivers accept data from the Transmit Shifters. These drivers have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines.

Transmit Channels Enabled

Each driver can be enabled or disabled separately via the device configuration interface.

When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.

Note. When a disabled transmit channel (i.e., both outputs disabled) is re-enabled:

- data on the serial outputs may not meet all timing specifications for up to 250 μs
- the state of the phase-align buffer cannot be guaranteed, and a phase-align reset is required if the phase-align buffer is used

CYV15G0204TRB Receive Data Path

Serial Line Receivers

Two differential Line Receivers, INx1± and INx2±, are available on each channel for accepting serial data streams. The active Serial Line Receiver on a channel is selected using the associated INSELx input. The Serial Line Receiver inputs are differential, and can accommodate wire interconnect and filtering losses or transmission line attenuation greater than 16 dB. For normal operation, these inputs should receive a signal of at least VI_{DIFF} > 100 mV, or 200 mV peak-to-peak differential. Each Line Receiver can be DC- or AC-coupled to +3.3V powered fiber-optic interface modules (any ECL/PECL family, not limited to 100K PECL) or AC-coupled to +5V powered optical modules. The common-mode tolerance of these line receivers accommodates a wide range of signal termination voltages. Each receiver provides internal DC-restoration, to the center of the receiver's common mode range, for AC-coupled signals.

Signal Detect/Link Fault

Each selected Line Receiver (i.e., that routed to the clock and data recovery PLL) is simultaneously monitored for

- analog amplitude above amplitude level selected by SDASELx
- · transition density above the specified limit
- range controls report the received data stream inside normal frequency range (±1500 ppm^[23])
- receive channel enabled
- Presence of reference clock
- ULCx is not asserted.

All of these conditions must be valid for the Signal Detect block to indicate a valid signal is present. This status is presented on the LFIx (Link Fault Indicator) output associated with each receive channel, which changes synchronous to the receive interface clock.

Analog Amplitude

While most signal monitors are based on fixed constants, the analog amplitude level detection is adjustable to allow operation with highly attenuated signals, or in high-noise environments. The analog amplitude level detection is set by the SDASELx latch via device configuration interface. The SDASELx latch sets the trip point for the detection of a valid signal at one of three levels, as listed in Table 2. This control input affects the analog monitors for both receive channels. The Analog Signal Detect monitors are active for the Line Receiver as selected by the associated INSELx input.



Table 2. Analog Amplitude Detect Valid Signal Levels^[7]

SDASEL	SDASEL Typical Signal with Peak Amplitudes Above			
00	Analog Signal Detector is disabled			
01	140 mV p-p differential			
10	280 mV p-p differential			
11	420 mV p-p differential			

Transition Density

The Transition Detection logic checks for the absence of transitions spanning greater than six transmission characters (60 bits). If no transitions are present in the data received, the Detection logic for that channel asserts LFIx.

Range Controls

The CDR circuit includes logic to monitor the frequency of the PLL Voltage Controlled Oscillator (VCO) used to sample the incoming data stream. This logic ensures that the VCO operates at, or near the rate of the incoming data stream for two primary cases:

- when the incoming data stream resumes after a time in which it has been "missing."
- when the incoming data stream is outside the acceptable signaling rate range.

To perform this function, the frequency of the RXPLL VCO is periodically compared to the frequency of the TRGCLKx± input. If the VCO is running at a frequency beyond $\pm 1500 \text{ ppm}^{[23]}$ as defined by the TRGCLKx± frequency, it is periodically forced to the correct frequency (as defined by TRGCLKx±, SPDSELx, and TRGRATEx) and then released in an attempt to lock to the input data stream.

The sampling and relock period of the Range Control is calculated as follows: RANGE_CONTROL_ SAMPLING_PERIOD = (RECOVERED BYTE CLOCK PERIOD) * (4096).

During the time that the Range Control forces the RXPLL VCO to track TRGCLKx±, the LFIx output is asserted LOW. After a valid serial data stream is applied, it may take up to one RANGE CONTROL SAMPLING PERIOD before the PLL locks to the input data stream, after which LFIx should be HIGH.

The operating serial signaling-rate and allowable range of TRGCLK \pm frequencies are listed in Table 3.

Table 3. Operating Speed Settings

SPDSELx	TRGRATEX	TRGCLKx± Frequency (MHz)	Signaling Rate (Mbps)
LOW	1	reserved	195 – 400
	0	19.5–40	
MID (Open)	1	20–40	400–800
	0	40-80	
HIGH	1	40–75	800–1500
	0	80–150	

Receive Channel Enabled

The CYV15G0204TRB contains two receive channels that can be independently enabled and disabled. Each channel can be enabled or disabled separately through the RXPLLPDx input latch as controlled by the device configuration interface. When the RXPLLPDx latch = 0, the associated PLL and analog circuitry of the channel is disabled. Any disabled channel indicates a constant link fault condition on the LFIx output. When RXPLLPDx = 1, the associated PLL and receive channel is enabled to receive a serial stream.

When a disabled receive channel is reenabled, the status of the associated LFIx output and data on the parallel outputs for the associated channel may be indeterminate for up to 2 ms.

Clock/Data Recovery

The extraction of a bit-rate clock and recovery of bits from each received serial stream is performed by a separate CDR block within each receive channel. The clock extraction function is performed by an integrated PLL that tracks the frequency of the transitions in the incoming bit stream and align the phase of the internal bit-rate clock to the transitions in the selected serial data stream.

Each CDR accepts a character-rate (bit-rate \div 10) or half-character-rate (bit-rate \div 20) training clock from the associated TRGCLKx± input. This TRGCLKx± input is used to

- ensure that the VCO (within the CDR) is operating at the correct frequency (rather than a harmonic of the bit-rate)
- · reduce PLL acquisition time
- limit unlocked frequency excursions of the CDR VCO when there is no input data present at the selected Serial Line Receiver.

Regardless of the type of signal present, the CDR attempts to recover a data stream from it. If the signalling rate of the recovered data stream is outside the limits set by the range control monitors, the CDR tracks TRGCLKx± instead of the data stream. Once the CDR output (RXCLK±) frequency returns back close to TRGCLKx± frequency, the CDR input is switched back to the input data stream. If no data is present at the selected line receiver, this switching behavior may result in brief RXCLK± frequency excursions from TRGCLKx±. However, the validity of the input data stream is indicated by the LFIx output. The frequency of TRGCLKx± is required to be within ±1500ppm^[23] of the frequency of the clock that drives the REFCLKx± input of the remote transmitter to ensure a lock to the incoming data stream. This large ppm tolerance allows the CDR PLL to reliably receive a 1.485 or 1.485/1.001 Gbps SMPTE HD-SDI data stream with a constant TRGCLK frequency.

For systems using multiple or redundant connections, the LFIx output can be used to select an alternate data stream. When an LFIx indication is detected, external logic can toggle selection of the associated INx1± and INx2± input through the associated INSELx input. When a port switch takes place, it is necessary for the receive PLL for that channel to reacquire the new serial stream.

Note

^{7.} The peak amplitudes listed in this table are for typical waveforms that have generally 3–4 transitions for every ten bits. In a worse case environment the signals may have a sine-wave appearance (highest transition density with repeating 0101...). Signal peak amplitudes levels within this environment type could increase the values in the table above by approximately 100 mV.

CYV15G0204TRB



Reclocker

Each receive channel performs a reclocker function on the incoming serial data. To do this, the Clock and Data Recovery PLL first recovers the clock from the data. The data is retimed by the recovered clock and then passed to an output register. Also, the recovered character clock from the receive PLL is passed to the reclocker output PLL which generates the bit clock that is used to clock the retimed data into the output register. This data stream is then transmitted through the differential serial outputs.

Reclocker Serial Output Drivers

The serial output interface drivers use differential Current Mode Logic (CML) drivers to provide source-matched drivers for 50Ω transmission lines. These drivers accept data from the reclocker output register in the reclocker channel. These drivers have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines.

Reclocker Output Channels Enabled

Each driver can be enabled or disabled separately via the device configuration interface.

When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both reclocker serial drivers for a channel are in this disabled state, the associated internal reclocker logic is also powered down. The deserialization logic and parallel outputs will remain enabled. A device reset (RESET sampled LOW) disables all output drivers.

Note. When the disabled reclocker function (i.e., both outputs disabled) is re-enabled, the data on the reclocker serial outputs may not meet all timing specifications for up to $250 \ \mu s$.

Output Bus

The receive channel presents a 10-bit data signal (and a BIST status signal when RXBISTx[1:0] = 10).

Receive BIST Operation

Each receiver channel contains an internal pattern checker that can be used to validate both device and link operation. These pattern checkers are enabled by the associated RXBISTx[1:0] latch via the device configuration interface. When enabled, a register in the associated receive channel becomes a signature pattern generator and checker by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Transmitter(s). When synchronized with the received data stream, the associated Receiver checks each character from the deserializer with each character generated by the LFSR and indicates compare errors and BIST status at the RXDx[1:0] and BISTSTx bits of the Output Register.

The BIST status bus {BISTSTx, RXDx[0], RXDx[1]} indicates 010b or 100b for one character period per BIST loop to indicate loop completion. This status can be used to check test pattern progress.

If the number of invalid characters received ever exceeds the number of valid characters by 16, the receive BIST state

machine aborts the compare operations and resets the LFSR to look for the start of the BIST sequence again.

A device reset (RESET sampled LOW) presets the BIST Enable Latches to disable BIST on both channels.

BIST Status State Machine

When a receive path is enabled to look for and compare the received data stream with the BIST pattern, the {BISTSTx, RXDx[0], RXDx[1]} bits identify the present state of the BIST compare operation.

The BIST state machine has multiple states, as shown in Figure 2 on page 20 and Table 6 on page 19. When the receive PLL detects an out-of-lock condition, the BIST state is forced to the Start-of-BIST state, regardless of the present state of the BIST state machine. If the number of detected errors ever exceeds the number of valid matches by greater than 16, the state machine is forced to the WAIT_FOR_BIST state where it monitors the receive path for the first character of the next BIST sequence.

Power Control

The CYV15G0204TRB supports user control of the powered up or down state of each transmit and receive channel. The receive channels are controlled by the RXPLLPDx latch via the device configuration interface. When RXPLLPDx = 0, the associated PLL and analog circuitry of the channel is disabled. The transmit channels are controlled by the TOE1x and the TOE2x latches via the device configuration interface. The reclocker function is controlled by the ROE1x and the ROE2x latches via the device configuration interface. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. When the reclocker serial drivers are disabled, the reclocker function will be disabled, but the deserialization logic and parallel outputs will remain enabled.

Device Reset State

When the CYV15G0204TRB is reset by assertion of RESET, all state machines, counters, and configuration latches in the device are initialized to a reset state. Additionally, the JTAG controller must also be reset for valid operation (even if JTAG testing is not performed). See "JTAG Support" on page 19 for JTAG state machine initialization. See Table 4 on page 16 for the initialize values of the configuration latches.

Following a device reset, it is necessary to enable the receive channels used for normal operation. This can be done by sequencing the appropriate values on the device configuration interface.^[5]

Device Configuration and Control Interface

The CYV15G0204TRB is highly configurable via the configuration interface. The configuration interface allows each channel to be configured independently. Table 4 on page 16 lists the configuration latches within the device including the initialization value of the latches upon the assertion of RESET. Table 5 on page 18 shows how the latches are mapped in the device. Each row in the Table 5 maps to a 7-bit latch bank.

CYV15G0204TRB



There are 12 such write-only latch banks. When WREN = 0, the logic value in the DATA[7:0] is latched to the latch bank specified by the values in ADDR[3:0]. The second column of Table 5 specifies the channels associated with the corresponding latch bank. For example, the first three latch banks (0,1 and 2) consist of configuration bits for channel A.

Latch Types

There are two types of latch banks: static (S) and dynamic (D). Each channel is configured by 2 static and 1 dynamic latch banks. The S type contain those settings that normally do not change for a given application, whereas the D type controls the settings that could change during the application's lifetime.

The first and second rows of each channel (address numbers 0, 1, 3, 4, 6, 7, 9, and 10) are the static control latches. The third row of latches for each channel (address numbers 2, 5, 8, and 11) are the dynamic control latches that are associated with enabling dynamic functions within the device.

Static Latch Values

There are some latches in the table that have a static value (i.e., 1, 0, or X). The latches that have a '1' or '0' must be configured with their corresponding value each time that their associated latch bank is configured. The latches that have an 'X' are don't cares and can be configured with any value.

Table 4. Device	Configuration	and Control	Latch Descriptions
-----------------	---------------	-------------	--------------------

Name	Signal Description
TXCKSELA TXCKSELB	Transmit Clock Select. The initialization value of the TXCKSELx latch = 1. TXCKSELx selects the clock source used to write data into the Transmit Input Register. When TXCKSELx = 1, the associated input register TXDx[9:0] is clocked by REFCLKx [↑] . In this mode, the phase alignment buffer in the transmit path is bypassed. When TXCKSELx = 0, the associated TXCLKx [↑] is used to clock in the input register TXDx[9:0].
TXRATEA TXRATEB	Transmit PLL Clock Rate Select . The initialization value of the TXRATEx latch = 0. TXRATEx is used to select the clock multiplier for the Transmit PLL. When TXRATEx = 0, each transmit PLL multiples the associated REFCLKx± input by 10 to generate the serial bit-rate clock. When TXRATEx = 0, the TXCLKOx output clocks are full-rate clocks and follow the frequency and duty cycle of the associated REFCLKx± input. When TXRATEx = 1, each Transmit PLL multiplies the associated REFCLKx± input by 20 to generate the serial bit-rate clock. When TXRATEx = 1, each Transmit PLL multiplies the associated REFCLKx± input by 20 to generate the serial bit-rate clock. When TXRATEx = 1, the TXCLKOx output clocks are twice the frequency rate of the REFCLKx± input. When TXCLKSELx = 1 and TXRATEx = 1, the Transmit Data Inputs are captured using both the rising and falling edges of REFCLKx. TXRATEx = 1 and SPDSELx = LOW, is an invalid state and this combination is reserved.
TXBISTA TXBISTB	Transmit Bist Disabled . The initialization value of the TXBISTx latch = 1. TXBISTx selects if the transmit BIST is disabled or enabled. When TXBISTx = 1, the transmit BIST function is disabled. When TXBISTx = 0, the transmit BIST function is enabled.
TOE2A TOE2B	Secondary Differential Serial Data Output Driver Enable. The initialization value of the TOE2x latch = 0. TOE2x selects if the TOUTx2 \pm secondary differential output drivers are enabled or disabled. When TOE2x = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When TOE2x = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.
TOE1A TOE1B	Primary Differential Serial Data Output Driver Enable . The initialization value of the TOE1x latch = 0. TOE1x selects if the TOUTx1± primary differential output drivers are enabled or disabled. When TOE1x = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When TOE1x = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.
PABRSTA PABRSTB	Transmit Clock Phase Alignment Buffer Reset. The initialization value of the PABRSTx latch = 1. The PABRSTx is used to re-center the Transmit Phase Align Buffer. When the configuration latch PABRSTx is written as a 0, the phase of the TXCLKx input clock relative to its associated REFCLKx+/- is initialized. PABRST is an asynchronous input, but is sampled by each TXCLKx↑ to synchronize it to the internal clock domain. PABRSTx is a self clearing latch. This eliminates the requirement of writing a 1 to complete the initialization of the Phase Alignment Buffer.



Table 4. Device Configuration and Control Latch Descriptions (continued)

Name	Signal Description
RXRATEC RXRATED	Receive Clock Rate Select . The initialization value of the RXRATEx latch = 1. RXRATEx is used to select the rate of the RXCLKx± clock output.
	When RXRATEx = 1, the RXCLKx \pm clock outputs are complementary clocks that follow the recovered clock operating at half the character rate. Data for the associated receive channels should be latched alternately on the rising edge of RXCLKx+ and RXCLKx–.
	When RXRATEx = 0, the RXCLKx± clock outputs are complementary clocks that follow the recovered clock operating at the character rate. Data for the associated receive channels should be latched on the rising edge of RXCLKx+ or falling edge of RXCLKx–.
SDASEL1C[1:0] SDASEL1D[1:0]	Primary Serial Data Input Signal Detector Amplitude Select. The initialization value of the SDASEL1x[1:0] latch = 10. SDASEL1x[1:0] selects the trip point for the detection of a valid signal for the INx1± Primary Differential Serial Data Inputs. When SDASEL1x[1:0] = 00, the Analog Signal Detector is disabled. When SDASEL1x[1:0] = 01, the typical p-p differential voltage threshold level is 140 mV. When SDASEL1x[1:0] = 10, the typical p-p differential voltage threshold level is 280 mV. When SDASEL1x[1:0] = 11, the typical p-p differential voltage threshold level is 420 mV.
SDASEL2C[1:0] SDASEL2D[1:0]	Secondary Serial Data Input Signal Detector Amplitude Select. The initialization value of the SDASEL2x[1:0] latch = 10. SDASEL2x[1:0] selects the trip point for the detection of a valid signal for the INx2± Secondary Differential Serial Data Inputs. When SDASEL2x[1:0] = 00, the Analog Signal Detector is disabled When SDASEL2x[1:0] = 01, the typical p-p differential voltage threshold level is 140 mV. When SDASEL2x[1:0] = 10, the typical p-p differential voltage threshold level is 280 mV. When SDASEL2x[1:0] = 11, the typical p-p differential voltage threshold level is 420 mV.
TRGRATEC TRGRATED	Training Clock Rate Select . The initialization value of the TRGRATEx latch = 0. TRGRATEx is used to select the clock multiplier for the training clock input to the associated CDR PLL. When TRGRATEx = 0, the TRGCLKx± input is not multiplied before it is passed to the CDR PLL. When TRGRATEx = 1, the TRGCLKx± input is multiplied by 2 before it is passed to the CDR PLL. TRGRATEx = 1 and SPDSELx = LOW is an invalid state and this combination is reserved.
RXPLLPDC RXPLLPDD	Receive Channel Enable . The initialization value of the RXPLLPDx latch = 0. RXPLLPDx selects if the associated receive channel is enabled or powered-down. When RXPLLPDx = 0, the associated receive PLL and analog circuitry are powered-down. When RXPLLPDx = 1, the associated receive PLL and analog circuitry are enabled.
RXBISTC[1:0] RXBISTD[1:0]	Receive Bist Disable / SMPTE Receive Enable . The initialization value of the RXBISTx[1:0] latch = 11. For SMPTE data reception, RXBISTx[1:0] should not remain in this initialization state (11). RXBISTx[1:0] selects if receive BIST is disabled or enabled and sets the associated channel for SMPTE data reception. When RXBISTx[1:0] = 01, the receiver BIST function is disabled and the associated channel is set to receive SMPTE data. When RXBISTx[1:0] = 10, the receive BIST function is enabled and the associated channel is set to receive SMPTE data. RXBISTx[1:0] = 00 and RXBISTx[1:0] = 11 are invalid states.
ROE2C ROE2D	Reclocker Secondary Differential Serial Data Output Driver Enable . The initialization value of the ROE2x latch = 0. ROE2x selects if the ROUTx2 \pm secondary differential output drivers are enabled or disabled. When ROE2x = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When ROE2x = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.
ROE1C ROE1D	Reclocker Primary Differential Serial Data Output Driver Enable . The initialization value of the ROE1x latch = 0. ROE1x selects if the ROUTx1 \pm primary differential output drivers are enabled or disabled. When ROE1x = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When ROE1x = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.



Device Configuration Strategy

The following is a series of ordered events needed to load the configuration latches on a per channel basis:

- 1. Pulse RESET Low after device power-up. This operation resets all four channels. Initialize the JTAG state machine to its reset state as detailed in "JTAG Support" on page 19.
- 2. Set the static latch banks for the target channel.

Table 5. Device Control Latch Configuration Table

- 3. Set the dynamic bank of latches for the target channel. Enable the Receive PLLs and transmit channels. If a receive channel is enabled, set the channel for SMPTE data reception (RXBISTA[1:0] = 01) or BIST data reception (RXBISTA[1:0] = 10).
- 4. Reset the Phase Alignment Buffer for the target channel. [Optional if phase align buffer is bypassed.]

ADDR	Channel	Туре	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	Reset Value
0 (0000b)	A	S	Х	Х	Х	Х	Х	0	Х	1011111
1 (0001b)	A	S	Х	Х	Х	Х	0	TXCKSELA	TXRATEA	1010110
2 (0010b)	A	D	Х	Х	Х	TXBISTA	OE2A	OE1A	PABRSTA	1011001
3 (0011b)	В	S	Х	Х	Х	Х	Х	0	Х	1011111
4 (0100b)	В	S	Х	Х	Х	Х	0	TXCKSELB	TXRATEB	1010110
5 (0101b)	В	D	Х	Х	Х	TXBISTB	OE2B	OE1B	PABRSTB	1011001
6 (0110b)	С	S	1	0	Х	Х	0	0	RXRATEC	1011111
7 (0111b)	С	S	SDASEL2C[1]	SDASEL2C[0]	SDASEL1C[1]	SDASEL1C[0]	Х	Х	TRGRATEC	1010110
8 (1000b)	С	D	RXBISTC[1]	RXPLLPDC	RXBISTC[0]	Х	ROE2C	ROE1C	Х	1011001
9 (1001b)	D	S	1	0	Х	Х	0	0	RXRATED	1011111
10 (1010b)	D	S	SDASEL2D[1]	SDASEL2D[0]	SDASEL1D[1]	SDASEL1D[0]	Х	х	TRGRATED	1010110
11 (1011b)	D	D	RXBISTD[1]	RXPLLPDD	RXBISTD[0]	Х	ROE2D	ROE1D	Х	1011001
12 (1100b)										
13 (1101b)				INTERNAL TEST REGISTERS						
14 (1110b)				DO NOT WRITE TO THESE ADDRESSES						
15 (1111b)										

CYV15G0204TRB



JTAG Support

The CYV15G0204TRB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, boundary scan, and bypass are supported. This capability is present only on the LVTTL inputs and outputs, the REFCLKx± clock inputs, and the TRGCLKx± clock inputs. The high-speed serial inputs and outputs are not part of the JTAG test chain.

To ensure valid device operation after power-up (including non-JTAG operation), the JTAG state machine should also be initialized to a reset state. This should be done in addition to the device reset (using RESET). The JTAG state machine can be initialized using TRST (asserting it LOW and de-asserting it or leaving it asserted), or by asserting TMS HIGH for at least

5 consecutive TCLK cycles. This is necessary in order to ensure that the JTAG controller does not enter any of the test modes after device power-up. In this JTAG reset state, the rest of the device will be in normal operation.

Note. The order of device reset (using RESET) and JTAG initialization does not matter.

3-Level Select Inputs

Each 3-Level select inputs reports as two bits in the scan register. These bits report the LOW, MID, and HIGH state of the associated input as 00, 10, and 11 respectively

JTAG ID

The JTAG device ID for the CYV15G0204TRB is '0C811069'x

	Description
{BISTSTx, RXDx[0], RXDx[1]}	Receive BIST Status (Receive BIST = Enabled)
000, 001	BIST Data Compare. Character compared correctly.
010	BIST Last Good. Last Character of BIST sequence detected and valid.
011	Reserved.
100	BIST Last Bad. Last Character of BIST sequence detected invalid.
101	BIST Start . Receive BIST is enabled on this channel, but character compares have not yet commenced. This also indicates a PLL Out of Lock condition.
110	BIST Error. While comparing characters, a mismatch was found in one or more of the character bits.
111	BIST Wait . The receiver is comparing characters. but has not yet found the start of BIST character to enable the LFSR.

Table 6. Receive Character Status Bits






Figure 2. Receive BIST State Machine

CYV15G0204TRB



Maximum Ratings

S
,
;

Static Discharge Voltage	> 2000 V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

Power-up Requirements

The CYV15G0204TRB requires one power-supply. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	+3.3V ±5%

CYV15G0204TRB DC Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
LVTTL-com	patible Outputs			•	•
V _{OHT}	Output HIGH Voltage	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$	2.4		V
V _{OLT}	Output LOW Voltage	$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min.}$		0.4	V
I _{OST}	Output Short Circuit Current	$V_{OUT} = 0V^{[8]}, V_{CC} = 3.3V$	-20	-100	mA
I _{OZL}	High-Z Output Leakage Current	$V_{OUT} = 0V, V_{CC}$	-20	20	μA
LVTTL-com	patible Inputs			•	•
V _{IHT}	Input HIGH Voltage		2.0	V _{CC} + 0.3	V
V _{ILT}	Input LOW Voltage		-0.5	0.8	V
I _{IHT}	Input HIGH Current	REFCLKx Input, V _{IN} = V _{CC}		1.5	mA
		Other Inputs, V _{IN} = V _{CC}		+40	μA
I _{ILT}	Input LOW Current	REFCLKx Input, V _{IN} = 0.0V		-1.5	mA
		Other Inputs, V _{IN} = 0.0V		-40	μA
I _{IHPDT}	Input HIGH Current with internal pull-down	$V_{IN} = V_{CC}$		+200	μA
I _{ILPUT}	Input LOW Current with internal pull-up	V _{IN} = 0.0V		-200	μA
LVDIFF Inp	uts: REFCLKx±			•	
V _{DIFF} ^[9]	Input Differential Voltage		400	V _{CC}	mV
V _{IHHP}	Highest Input HIGH Voltage		1.2	V _{CC}	V
V _{ILLP}	Lowest Input LOW voltage		0.0	V _{CC} /2	V
V _{COMREF} ^[10]	Common Mode Range		1.0	V _{CC} – 1.2V	V
3-Level Inp	uts		-	•	
V _{IHH}	Three-Level Input HIGH Voltage	$Min. \le V_{CC} \le Max.$	0.87 * V _{CC}	V _{CC}	V
V _{IMM}	Three-Level Input MID Voltage	$Min. \le V_{CC} \le Max.$	0.47 * V _{CC}	0.53 * V _{CC}	V
V _{ILL}	Three-Level Input LOW Voltage	$Min. \le V_{CC} \le Max.$	0.0	0.13 * V _{CC}	V
I _{IHH}	Input HIGH Current	$V_{IN} = V_{CC}$		200	μA
I _{IMM}	Input MID current	$V_{IN} = V_{CC}/2$	-50	50	μA
I _{ILL}	Input LOW current	V _{IN} = GND		-200	μA

Notes

This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when the true (+) input is more positive than the complement (-) input. A logic-0 exists when the complement (-) input is more positive than true (+) input.
 The common mode range defines the allowable range of REFCLKx+ and REFCLKx- when REFCLKx+ = REFCLKx-. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0.


^{8.} Tested one output at a time, output shorted for less than one second, less than 10% duty cycle.




CYV15G0204TRB DC Electrical Characteristics (continued)

Parameter	Description	Test Conditions	Min.	Max.	Unit
Differential	CML Serial Outputs: TOUTA1±, TOUTA2±	, TOUTB1±, TOUTB2±, ROUTC1	I±, ROUTC2±, R	OUTD1±, RO	UTD2±
V _{OHC}	Output HIGH Voltage	100Ω differential load	$V_{CC} - 0.5$	V _{CC} -0.2	V
	(V _{cc} Referenced)	150 Ω differential load	V _{CC} – 0.5	$V_{CC} - 0.2$	V
V _{OLC}	Output LOW Voltage	100Ω differential load	V _{CC} – 1.4	V _{CC} – 0.7	V
	(V _{CC} Referenced)	150 Ω differential load	V _{CC} – 1.4	$V_{CC} - 0.7$	V
V _{ODIF}	Output Differential Voltage	100Ω differential load	450	900	mV
	(OUT+) – (OUT–)	150Ω differential load	560	1000	mV
Differential	Serial Line Receiver Inputs: INC1±, INC2	±, IND1±, IND2±		•	
V _{DIFFs} ^[9]	Input Differential Voltage (IN+) - (IN-)		100	1200	mV
V _{IHE}	Highest Input HIGH Voltage			V _{CC}	V
V _{ILE}	Lowest Input LOW Voltage		V _{CC} – 2.0		V
I _{IHE}	Input HIGH Current	V _{IN} = V _{IHE} Max.		1350	μA
I _{ILE}	Input LOW Current	V _{IN} = V _{ILE} Min.	-700		μA
VI _{COM} ^[11]	Common Mode input range	((V _{CC} – 2.0V)+0.5)min, (V _{CC} – 0.5V) max.	+1.25	+3.1	V
Power Sup	ply		Тур.	Max.	
I _{CC} ^[12, 13]	Max Power Supply Current	REFCLKx = Commercial MAX	810	990	mA
I _{CC} ^[12, 13]	Typical Power Supply Current	REFCLKx = Commercial 125 MHz	770	950	mA


AC Test Loads and Waveforms





probe capacitance)

(b) CML Output Test Load^[14]



Notes

- The common mode range defines the allowable range of INPUT+ and INPUT- when INPUT+ = INPUT-. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0.
 Maximum I_{CC} is measured with V_{CC} = MAX, T_A = 25°C, with all channels and Serial Line Drivers enabled, sending a continuous alternating 01 pattern, and outputs unloaded.
 The term is the sended and an advised and the sended an
- 13. Typical I_{CC} is measured under similar conditions except with V_{CC} = 3.3V, T_A = 25°C, with all channels enabled and one Serial Line Driver per transmit channel sending a continuous alternating 01 pattern. The redundant outputs on each channel are powered down and the parallel outputs are unloaded. 14. Cypress uses constant current (ATE) load configurations and forcing functions. This figure is for reference only.
- 15. The LVTTL switching threshold is 1.4V. All timing references are made relative to where the signal edges cross the threshold voltage.



CYV15G0204TRB AC Electrical Characteristics

Parameter	Description	Min.	Max	Unit
CYV15G0204TR	B Transmitter LVTTL Switching Characteristics Over the Operating Ra	nge		
f _{TS}	TXCLKx Clock Cycle Frequency	19.5	150	MHz
t _{TXCLK}	TXCLKx Period=1/f _{TS}	6.66	51.28	ns
t _{TXCLKH} ^[16]	TXCLKx HIGH Time	2.2		ns
t _{TXCLKL} ^[16]	TXCLKx LOW Time	2.2		ns
t _{TXCLKR} [16, 17, 18, 1	^{19]} TXCLKx Rise Time	0.2	1.7	ns
t _{TXCLKF} [16, 17, 18, 7	^{19]} TXCLKx Fall Time	0.2	1.7	ns
t _{TXDS}	Transmit Data Set-up Time to TXCLKx \uparrow (TXCKSELx = 0)	2.2		ns
t _{TXDH}	Transmit Data Hold Time from TXCLKx \uparrow (TXCKSELx = 0)	1.0		ns
f _{TOS}	TXCLKOx Clock Frequency = 1x or 2x REFCLKx Frequency	19.5	150	MHz
t _{TXCLKO}	TXCLKOx Period=1/f _{TOS}	6.66	51.28	ns
t _{TXCLKOD}	TXCLKO Duty Cycle centered at 60% HIGH time	-1.9	0	ns
	B Receiver LVTTL Switching Characteristics Over the Operating Rang	e		
f _{RS}	RXCLKx± Clock Output Frequency	9.75	150	MHz
t _{RXCLKP}	RXCLKx± Period = 1/f _{RS}	6.66	102.56	ns
t _{RXCLKD}	RXCLKx± Duty Cycle Centered at 50% (Full Rate and Half Rate)	-1.0	+1.0	ns
t _{RXCLKR} ^[16]	RXCLKx± Rise Time	0.3	1.2	ns
t _{RXCLKF} ^[16]	RXCLKx± Fall Time	0.3	1.2	ns
t _{RXDv-} [20]	Status and Data Valid Time to RXCLKx± (RXRATEx = 0) (Full Rate)	5UI-2.0 ^[21]		ns
	Status and Data Valid Time to RXCLKx± (RXRATEx = 1) (Half Rate)	5UI-1.3 ^[21]		ns
t _{RXDv+} [20]	Status and Data Valid Time to RXCLKx± (RXRATEx = 0)	5UI-1.8 ^[21]		ns
	Status and Data Valid Time to RXCLKx± (RXRATEx = 1)	5UI-2.6 ^[21]		ns
f _{ROS}	RECLKOx Clock Frequency	19.5	150	MHz
t _{RECLKO}	RECLKOx Period=1/f _{ROS}	6.66	51.28	ns
t _{RECLKOD}	RECLKOx Duty Cycle centered at 60% HIGH time	-1.9	0	ns
	B REFCLKx Switching Characteristics Over the Operating Range	1		
f _{REF}	REFCLKx Clock Frequency	19.5	150	MHz
t _{REFCLK}	REFCLKx Period = 1/f _{REF}	6.6	51.28	ns
t _{REFH}	REFCLKx HIGH Time (TXRATEx = 1)(Half Rate)	5.9		ns
	REFCLKx HIGH Time (TXRATEx = 0)(Full Rate)	2.9 ^[16]		ns
t _{REFL}	REFCLKx LOW Time (TXRATEx = 1)(Half Rate)	5.9		ns
	REFCLKx LOW Time (TXRATEx = 0)(Full Rate)	2.9 ^[16]		ns
t _{REFD} ^[22]	REFCLKx Duty Cycle	30	70	%
treer ^[16, 17, 18, 19]	REFCLKx Rise Time (20%–80%)	1	2	ns
t _{REFF} ^[16, 17, 18, 19]	REFCLKx Fall Time (20%–80%)		2	ns
t _{REFRX} [23]	TRGCLKx Frequency Referenced to Received Clock Period	-0.15	+0.15	%

16. Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.

16. Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.
 17. The ratio of rise time to falling time must not vary by greater than 2:1.
 18. For a given operating frequency, neither rise or fall specification can be greater than 20% of the clock-cycle period or the data sheet maximum time.
 19. All transmit AC timing parameters measured with 1-ns typical rise time and fall time.
 20. Parallel data output specifications are only valid if all outputs are loaded with similar DC and AC loads.
 21. Receiver UI (Unit Interval) is calculated as 1/(f_{REF} * 20) (when TRGRATEx = 1) or 1/(f_{REF} * 10) (when TRGRATEx = 0). In an operating link this is equivalent to t_B.
 22. The duty cycle specification is a simultaneous condition with the t_{REFL} and t_{REFL} parameters. This means that at faster character rates the REFCLKx± duty cycle cannot be as large as 30%-70%.
 23. TRGCLKx± has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time. TRGCLKx± must be within ±1500 PPM (±0.15%) of the transmitter PLL reference (REFCLKx±) frequency. Although transmitting to a HOTLink II receiver channel necessitates the frequency difference between the transmitter and receiver reference clocks to be within ±1500-PPM, the stability of the crystal needs to be within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard.



CYV15G0204TRB AC Electrical Characteristics (continued)

Parameter	Description		Min.	Max	Unit	
t _{TREFDS}	Transmit Data Set-up Time to REFCLKx - Full Rate (TXRATEx = 0, TXCKSELx = 1)		2.4		ns	
	Transmit Data Set-up Time to REFCLKx - Half Rate (TXRATEx = 1, TXCKSELx = 1))	2.3		ns	
t _{TREFDH}	Transmit Data Hold Time from REFCLKx - Full Rate (TXRATEx = 0, TXCKSELx = 1)	Transmit Data Hold Time from REFCLKx - Full Rate (TXRATEx = 0, TXCKSELx = 1)			ns	
	Transmit Data Hold Time from REFCLKx - Half Rate (TXRATEx = 1, TXCKSELx = 1)	1.6		ns		
CYV15G0204TR	B TRGCLKx Switching Characteristics Over the Op	erating Range				
f _{REF}	TRGCLKx Clock Frequency		19.5	150	MHz	
t _{REFCLK}	TRGCLKx Period = 1/f _{REF}		6.6	51.28	ns	
t _{REFH}	TRGCLKx HIGH Time (TXRATEx = 1)(Half Rate)		5.9		ns	
	TRGCLKx HIGH Time (TXRATEx = 0)(Full Rate)	TRGCLKx HIGH Time (TXRATEx = 0)(Full Rate)				
t _{REFL}	TRGCLKx LOW Time (TXRATEx = 1)(Half Rate)		5.9		ns	
	TRGCLKx LOW Time (TXRATEx = 0)(Full Rate)	2.9 ^[16]		ns		
t _{REFD} ^[22]	TRGCLKx Duty Cycle	30	70	%		
t _{REFR} [16, 17, 18, 19]	TRGCLKx Rise Time (20%–80%)		2	ns		
t _{REFF} ^[16, 17, 18, 19]	TRGCLKx Fall Time (20%–80%)		2	ns		
t _{REFRX} [23]	TRGCLKx Frequency Referenced to Received Cloc	-0.15	+0.15	%		
	B Bus Configuration Write Timing Characteristics	Over the Operating R	ange			
t _{DATAH}	Bus Configuration Data Hold		0		ns	
t _{DATAS}	Bus Configuration Data Setup		10		ns	
t _{WRENP}	Bus Configuration WREN Pulse Width		10		ns	
CYV15G0204TR	B JTAG Test Clock Characteristics Over the Operation	ing Range		•		
f _{TCLK}	JTAG Test Clock Frequency			20	MHz	
t _{TCLK}	JTAG Test Clock Period		50		ns	
CYV15G0204TR	B Device RESET Characteristics Over the Operating	g Range				
t _{RST}	Device RESET Pulse Width		30		ns	
CYV15G0204TR	B Transmitter and Reclocker Serial Output Charact	teristics Over the Ope	rating Range			
Parameter	Description	Condition	Min.	Max.	Unit	
t _B	Bit Time		660	5128	ps	
t _{RISE} ^[16]	CML Output Rise Time 20–80% (CML Test Load)	SPDSELx = HIGH	50	270	ps	
		SPDSELx= MID	100	500	ps	
		SPDSELx =LOW	180	1000	ps	
t _{FALL} [16]	CML Output Fall Time 80–20% (CML Test Load)	SPDSELx = HIGH	50	270	ps	
		SPDSELx = MID	100	500	ps	
		SPDSELx =LOW	180	1000	ps	




PLL Characteristics

Parameter	Description	Condition	Min.	Тур.	Max.	Unit
	3 Transmitter Output PLL Characteristics			•		
t _{JTGENSD} [16, 24]	Transmit Jitter Generation - SD Data Rate	REFCLKx = 27 MHz		200		ps
t _{JTGENHD} [16, 24]	Transmit Jitter Generation - HD Data Rate	REFCLKx = 148.5 MHz		76		ps
t _{TXLOCK}	Transmit PLL lock to REFCLKx±				200	μS
	3 Reclocker Output PLL Characteristics			•		
t _{JRGENSD} [16, 25]	Reclocker Jitter Generation - SD Data Rate	TRGCLKx = 27 MHz		133		ps
t _{JRGENHD} [16, 25]	Reclocker Jitter Generation - HD Data Rate	TRGCLKx = 148.5 MHz		107		ps
CYV15G0204TRE	B Receive PLL Characteristics Over the Operat	ting Range				
t _{RXLOCK}	Receive PLL lock to input data stream (cold sta	art)			376k	UI
	Receive PLL lock to input data stream				376k	UI
t _{RXUNLOCK}	Receive PLL Unlock Rate				46	UI

Capacitance^[16]

Parameter	Description	Test Conditions	Max.	Unit
C _{INTTL}	TTL Input Capacitance	$T_A = 25^{\circ}C, f_0 = 1 \text{ MHz}, V_{CC} = 3.3 \text{V}$	7	pF
CINPECL	PECL input Capacitance	$T_A = 25^{\circ}C, f_0 = 1 \text{ MHz}, V_{CC} = 3.3 \text{V}$	4	pF

CYV15G0204TRB HOTLink II Transmitter Switching Waveforms




Notes

While sending BIST data at the corresponding data rate, after 10,000 histogram hits, time referenced to REFCLKx± input.
 Receiver input stream is BIST data from the transmit channel. This data is reclocked and output to a wide-bandwidth digital sampling oscilloscope. The measurement was recorded after 10,000 histogram hits, time referenced to REFCLKx± of the transmit channel.



CYV15G0204TRB HOTLink II Transmitter Switching Waveforms (continued)



28. The rising edge of TXCLKOx output has no direct phase relationship to the REFCLKx± input.

Notes 26. When REFCLKx± is configured for half-rate operation (TXRATEx = 1) and data is captured using REFCLKx instead of a TXCLKx clock. Data is captured using both the rising and falling edges of REFCLKx. 27. The TXCLKOx output remains at the character rate regardless of the state of TXRATEx and does not follow the duty cycle of REFCLKx±.



Switching Waveforms for the CYV15G0204TRB HOTLink II Receiver






Table 7. Package Coordinate Signal Allocation

A02 ROUTC1- CML OUT C08 GND GROUND F18 NC NO A03 INC2- CML IN C09 DATA[6] LVTTL IN PU F19 TXCLKOB LVT A04 ROUTC2- CML OUT C10 DATA[4] LVTTL IN PU F20 NC NO A05 VCC POWER C11 DATA[2] LVTTL IN PU G01 GND GI A06 IND1- CML IN C12 DATA[0] LVTTL IN PU G02 WREN LVT A07 ROUTD1- CML OUT C13 GND GROUND G03 GND GI A08 GND GROUND C14 NC NO CONNECT G04 GND GI A09 IND2- CML IN C15 SPDSELD 3-LEVEL SEL G17 SPDSELB 3-LE A10 ROUTD2- CML OUT C18 TRST LVTTL IN PU G19 SPDSELA 3-LE A12	ONNECT ONNECT TL OUT ONNECT OUND TL IN PU COUND COUND VEL SEL ONNECT VEL SEL ONNECT CONNECT COUND COUND COUND COUND COUND COUND
A03 INC2- CML IN C09 DATA[6] LVTTL IN PU F19 TXCLKOB LVT A04 ROUTC2- CML OUT C10 DATA[4] LVTTL IN PU F20 NC NO A05 VCC POWER C11 DATA[2] LVTTL IN PU G01 GND Gi A06 IND1- CML IN C12 DATA[0] LVTTL IN PU G02 WREN LVT A07 ROUTD1- CML OUT C13 GND GROUND G03 GND Gi A08 GND GROUND C14 NC NO CONNECT G04 GND Gi A09 IND2- CML OUT C16 VCC POWER G18 NC NO G A11 GND GROUND C17 LDTDEN LVTTL IN PU G19 SPDSELA 3-LE A12 TOUTA1- CML OUT C18 TRST LVTTL IN PU H01 GND GG A13 <td< td=""><td>TL OUT ONNECT OUND TL IN PU OUND OUND VEL SEL ONNECT VEL SEL ONNECT OUND OUND OUND</td></td<>	TL OUT ONNECT OUND TL IN PU OUND OUND VEL SEL ONNECT VEL SEL ONNECT OUND OUND OUND
A04 ROUTC2- CML OUT C10 DATA[4] LVTTL IN PU F20 NC NO C A05 VCC POWER C11 DATA[2] LVTTL IN PU G01 GND GI A06 IND1- CML IN C12 DATA[0] LVTTL IN PU G02 WREN LVT A07 ROUTD1- CML OUT C13 GND GROUND G03 GND GI A08 GND GROUND C14 NC NO CONNECT G04 GND GI A09 IND2- CML IN C15 SPDSELD 3-LEVEL SEL G17 SPDSELB 3-LE A10 ROUTD2- CML OUT C16 VCC POWER G18 NC NO GI A11 GND GROUND C17 LDTDEN LVTTL IN PU G20 NC NO GI A13 GND GROUND C19 GND GROUND H01 GND GI A14 GND	ONNECT OUND TL IN PU ROUND OUND VEL SEL ONNECT ONNECT ROUND ROUND
A05 VCC POWER C11 DATA[2] LVTTL IN PU G01 GND GI A06 IND1- CML IN C12 DATA[0] LVTTL IN PU G02 WREN LVT A07 ROUTD1- CML OUT C13 GND GROUND G03 GND GI A08 GND GROUND C14 NC NO CONNECT G04 GND GI A09 IND2- CML IN C15 SPDSELD 3-LEVEL SEL G17 SPDSELB 3-LE A10 ROUTD2- CML OUT C16 VCC POWER G18 NC NO A11 GND GROUND C17 LDTDEN LVTTL IN PU G20 NC NO A13 GND GROUND C19 GND GROUND H01 GND GI A14 GND GROUND C20 TDO LVTTL 3-S OUT H02 GND GI A14 GND G	COUND TL IN PU COUND COUND VEL SEL CONNECT VEL SEL CONNECT COUND COUND COUND
A06IND1-CML INC12DATA[0]LVTTL IN PUG02WRENLVTA07ROUTD1-CML OUTC13GNDGROUNDG03GNDGIA08GNDGROUNDC14NCNO CONNECTG04GNDGIA09IND2-CML INC15SPDSELD3-LEVEL SELG17SPDSELB3-LEA10ROUTD2-CML OUTC16VCCPOWERG18NCNO CA11GNDGROUNDC17LDTDENLVTTL IN PUG19SPDSELA3-LEA12TOUTA1-CML OUTC18TRSTLVTTL IN PUG20NCNO CA13GNDGROUNDC19GNDGROUNDH01GNDGIA14GNDGROUNDC20TDOLVTTL IN PUH02GNDGIA15TOUTA2-CML OUTD01TCLKLVTTL IN PDH03GNDGIA16VCCPOWERD02RESETLVTTL IN PUH04GNDGIA17VCCPOWERD03INSELDLVTTL INH17GNDGIA18TOUTB1-CML OUTD06VCCPOWERH19GNDGIA20TOUTB2-CML OUTD06VCCPOWERH19GNDGIA20TOUTB2-CML OUTD06VCCPOWERH20GNDGIB01INC1+CML OUTD08GNDGROUNDJ02	TL IN PU ROUND VEL SEL CONNECT VEL SEL CONNECT ROUND ROUND
A07ROUTD1-CML OUTC13GNDGROUNDG03GNDGIA08GNDGROUNDC14NCNO CONNECTG04GNDGIA09IND2-CML INC15SPDSELD3-LEVEL SELG17SPDSELB3-LEA10ROUTD2-CML OUTC16VCCPOWERG18NCNO CA11GNDGROUNDC17LDTDENLVTTL IN PUG19SPDSELA3-LEA12TOUTA1-CML OUTC18TRSTLVTTL IN PUG20NCNO CA13GNDGROUNDC19GNDGROUNDH01GNDGIA14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDGIA15TOUTA2-CML OUTD01TCLKLVTTL IN PDH03GNDGIA16VCCPOWERD02RESETLVTTL IN PUH04GNDGIA17VCCPOWERD03INSELDLVTTL INH17GNDGIA18TOUTB1-CML OUTD04VCCPOWERH18GNDGIA20TOUTB2-CML OUTD06VCCPOWERH20GNDGIB01INC1+CML OUTD08GNDGROUNDJ02GNDGIB01INC1+CML OUTD08GNDGROUNDJ02GNDGIB03INC2+CML OUTD08GNDGROUNDJ02GND<	ROUND ROUND VEL SEL CONNECT VEL SEL CONNECT ROUND ROUND
A08GNDGROUNDC14NCNO CONNECTG04GNDGifA09IND2-CML INC15SPDSELD3-LEVEL SELG17SPDSELB3-LEA10ROUTD2-CML OUTC16VCCPOWERG18NCNO CA11GNDGROUNDC17LDTDENLVTTL IN PUG19SPDSELA3-LEA12TOUTA1-CML OUTC18TRSTLVTTL IN PUG20NCNO CA13GNDGROUNDC19GNDGROUNDH01GNDGifA14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDGifA15TOUTA2-CML OUTD01TCLKLVTTL IN PUH03GNDGifA16VCCPOWERD02RESETLVTTL IN PUH04GNDGifA17VCCPOWERD03INSELDLVTTL INH17GNDGifA18TOUTB1-CML OUTD04VCCPOWERH18GNDGifA19VCCPOWERD05VCCPOWERH19GNDGifB01INC1+CML IND07SPDSELC3-LEVEL SELJ01GNDGifB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGifB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGifB05VCCPOWERD11DATA[1]LVTTL	ROUND VEL SEL CONNECT VEL SEL CONNECT ROUND ROUND
A09IND2-CML INC15SPDSELD3-LEVEL SELG17SPDSELB3-LEA10ROUTD2-CML OUTC16VCCPOWERG18NCNONOA11GNDGROUNDC17LDTDENLVTTL IN PUG19SPDSELA3-LEA12TOUTA1-CML OUTC18TRSTLVTTL IN PUG20NCNONOA13GNDGROUNDC19GNDGROUNDH01GNDGiA14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDGiA15TOUTA2-CML OUTD01TCLKLVTTL IN PUH03GNDGiA16VCCPOWERD02RESETLVTTL IN PUH04GNDGiA17VCCPOWERD03INSELDLVTTL INH17GNDGiA18TOUTB1-CML OUTD04VCCPOWERH18GNDGiA20TOUTB2-CML OUTD06VCCPOWERH20GNDGiB01INC1+CML OUTD08GNDGROUNDJ02GNDGiB03INC2+CML OUTD09DATA[5]LVTTL IN PUJ03GNDGiB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGiB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO	VEL SEL CONNECT VEL SEL CONNECT ROUND ROUND
A10ROUTD2-CML OUTC16VCCPOWERG18NCNO CA11GNDGROUNDC17LDTDENLVTTL IN PUG19SPDSELA3-LEA12TOUTA1-CML OUTC18TRSTLVTTL IN PUG20NCNO CA13GNDGROUNDC19GNDGROUNDH01GNDGIFA14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDGIFA15TOUTA2-CML OUTD01TCLKLVTTL IN PDH03GNDGIFA16VCCPOWERD02RESETLVTTL IN PUH04GNDGIFA17VCCPOWERD03INSELDLVTTL INH17GNDGIFA18TOUTB1-CML OUTD04VCCPOWERH18GNDGIFA20TOUTB2-CML OUTD06VCCPOWERH20GNDGIFB01INC1+CML OUTD08GNDGROUNDJ02GNDGIFB03INC2+CML OUTD08GNDGROUNDJ02GNDGIFB04ROUTC2+CML OUTD10DATA[5]LVTTL IN PUJ04GNDGIFB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO C	ONNECT VEL SEL ONNECT ROUND ROUND
A11GNDGROUNDC17LDTDENLVTTL IN PUG19SPDSELA3-LEA12TOUTA1-CML OUTC18TRSTLVTTL IN PUG20NCNO CA13GNDGROUNDC19GNDGROUNDH01GNDG1A14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDG1A15TOUTA2-CML OUTD01TCLKLVTTL IN PDH03GNDG1A16VCCPOWERD02RESETLVTTL IN PUH04GNDG1A17VCCPOWERD03INSELDLVTTL INH17GNDG1A18TOUTB1-CML OUTD04VCCPOWERH18GNDG1A19VCCPOWERD05VCCPOWERH19GNDG1B01INC1+CML OUTD06VCCPOWERH20GNDG1B01INC2+CML OUTD08GNDGROUNDJ02GNDG1B03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDG1B04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDG1B05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO C	VEL SEL CONNECT ROUND ROUND
A12TOUTA1CML OUTC18TRSTLVTTL IN PUG20NCNO CA13GNDGROUNDC19GNDGROUNDH01GNDGIA14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDGIA15TOUTA2CML OUTD01TCLKLVTTL IN PDH03GNDGIA16VCCPOWERD02RESETLVTTL IN PUH04GNDGIA17VCCPOWERD03INSELDLVTTL INH17GNDGIA18TOUTB1-CML OUTD04VCCPOWERH18GNDGIA19VCCPOWERD05VCCPOWERH19GNDGIB01INC1+CML OUTD06VCCPOWERH20GNDGIB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGIB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGIB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGIB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO C	CONNECT COUND COUND COUND
A13GNDGROUNDC19GNDGROUNDH01GNDGIA14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDGIA15TOUTA2-CML OUTD01TCLKLVTTL IN PDH03GNDGIA16VCCPOWERD02RESETLVTTL IN PUH04GNDGIA17VCCPOWERD03INSELDLVTTL INH17GNDGIA18TOUTB1-CML OUTD04VCCPOWERH18GNDGIA19VCCPOWERD05VCCPOWERH19GNDGIB01INC1+CML OUTD06VCCPOWERH20GNDGIB01INC1+CML OUTD08GNDGROUNDJ02GNDGIB03INC2+CML OUTD09DATA[5]LVTTL IN PUJ03GNDGIB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGIB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO	ROUND ROUND ROUND
A14GNDGROUNDC20TDOLVTTL 3-S OUTH02GNDGIA15TOUTA2-CML OUTD01TCLKLVTTL IN PDH03GNDGIA16VCCPOWERD02RESETLVTTL IN PUH04GNDGIA17VCCPOWERD03INSELDLVTTL INH17GNDGIA18TOUTB1-CML OUTD04VCCPOWERH18GNDGIA19VCCPOWERD05VCCPOWERH19GNDGIA20TOUTB2-CML OUTD06VCCPOWERH20GNDGIB01INC1+CML OUTD08GNDGROUNDJ02GNDGIB03INC2+CML OUTD09DATA[5]LVTTL IN PUJ03GNDGIB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ17NCNO	ROUND
A15TOUTA2-CML OUTD01TCLKLVTTL IN PDH03GNDGHA16VCCPOWERD02RESETLVTTL IN PUH04GNDGHA17VCCPOWERD03INSELDLVTTL INH17GNDGHA18TOUTB1-CML OUTD04VCCPOWERH18GNDGHA19VCCPOWERD05VCCPOWERH19GNDGHA20TOUTB2-CML OUTD06VCCPOWERH20GNDGHB01INC1+CML OUTD07SPDSELC3-LEVEL SELJ01GNDGHB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGHB03INC2+CML OUTD09DATA[5]LVTTL IN PUJ03GNDGHB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGHB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNOGH	ROUND
A16VCCPOWERD02RESETLVTTL IN PUH04GNDGIA17VCCPOWERD03INSELDLVTTL INH17GNDGIA18TOUTB1-CML OUTD04VCCPOWERH18GNDGIA19VCCPOWERD05VCCPOWERH19GNDGIA20TOUTB2-CML OUTD06VCCPOWERH20GNDGIB01INC1+CML IND07SPDSELC3-LEVEL SELJ01GNDGIB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGIB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGIB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGIB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO	
A17VCCPOWERD03INSELDLVTTL INH17GNDGRA18TOUTB1-CML OUTD04VCCPOWERH18GNDGRA19VCCPOWERD05VCCPOWERH19GNDGRA20TOUTB2-CML OUTD06VCCPOWERH20GNDGRB01INC1+CML OUTD06VCCPOWERH20GNDGRB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGRB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGRB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGRB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO C	
A18TOUTB1-CML OUTD04VCCPOWERH18GNDGHA19VCCPOWERD05VCCPOWERH19GNDGHA20TOUTB2-CML OUTD06VCCPOWERH20GNDGHB01INC1+CML IND07SPDSELC3-LEVEL SELJ01GNDGHB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGHB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGHB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGHB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO	ROUND
A19VCCPOWERD05VCCPOWERH19GNDGIA20TOUTB2-CML OUTD06VCCPOWERH20GNDGIB01INC1+CML IND07SPDSELC3-LEVEL SELJ01GNDGIB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGIB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGIB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGIB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO	ROUND
A20TOUTB2-CML OUTD06VCCPOWERH20GNDGHB01INC1+CML IND07SPDSELC3-LEVEL SELJ01GNDGHB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGHB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGHB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGHB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO C	ROUND
B01INC1+CML IND07SPDSELC3-LEVEL SELJ01GNDGIB02ROUTC1+CML OUTD08GNDGROUNDJ02GNDGIB03INC2+CML IND09DATA[5]LVTTL IN PUJ03GNDGIB04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGIB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO	ROUND
B02 ROUTC1+ CML OUT D08 GND GROUND J02 GND GR B03 INC2+ CML IN D09 DATA[5] LVTTL IN PU J03 GND GR B04 ROUTC2+ CML OUT D10 DATA[3] LVTTL IN PU J04 GND GR B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO	ROUND
B03 INC2+ CML IN D09 DATA[5] LVTTL IN PU J03 GND GI B04 ROUTC2+ CML OUT D10 DATA[3] LVTTL IN PU J04 GND GI B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO C	ROUND
B04ROUTC2+CML OUTD10DATA[3]LVTTL IN PUJ04GNDGHB05VCCPOWERD11DATA[1]LVTTL IN PUJ17NCNO C	ROUND
B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO C	ROUND
	ROUND
	ONNECT
B06 IND1+ CMLIN D12 GND GROUND J18 NC NO C	ONNECT
B07 ROUTD1+ CMLOUT D13 GND GROUND J19 NC NO C	ONNECT
B08 GND GROUND D14 GND GROUND J20 NC NO C	ONNECT
B09 IND2+ CML IN D15 NC NO CONNECT K01 RXDC[4] LVT	TL OUT
B10 ROUTD2+ CMLOUT D16 VCC POWER K02 TRGCLKC- P	ECL IN
B11 NC NO CONNECT D17 NC NO CONNECT K03 GND GI	ROUND
	ROUND
	ONNECT
	ONNECT
B15 TOUTA2+ CMLOUT E01 VCC POWER K19 NC NO C	ONNECT
	ONNECT
	TL OUT
	TL OUT ECL IN
	ECL IN
	ECL IN TL OUT
	ECL IN TL OUT ROUND
CO3 INSELC LVTTL IN F01 RXDC[8] LVTTL OUT L19 NC NO	ECL IN TL OUT

Page 28 of 31



Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type
C04	VCC	POWER	F02	RXDC[9] LVTTL OUT		L20	TXDB[6]	LVTTL IN
C05	VCC	POWER	F03	VCC	POWER	M01	RXDC[6]	LVTTL OUT
C06	ULCD	LVTTL IN PU	F04	VCC	POWER	M02	RXDC[7]	LVTTL OUT
M03	VCC	POWER	U03	VCC	POWER	W03	LFID	LVTTL OUT
M04	REPDOC	LVTTL OUT	U04	VCC	POWER	W04	RXCLKD-	LVTTL OUT
M17	REFCLKB+	PECL IN	U05	VCC	POWER	W05	VCC	POWER
M18	REFCLKB-	PECL IN	U06	RXDD[4]	LVTTL OUT	W06	RXDD[6]	LVTTL OUT
M19	TXERRB	LVTTL OUT	U07	RXDD[3]	LVTTL OUT	W07	RXDD[0]	LVTTL OUT
M20	TXCLKB	LVTTL IN PD	U08	GND	GROUND	W08	GND	GROUND
N01	GND	GROUND	U09	TXDA[9]	LVTTL IN	W09	ADDR [3]	LVTTL IN PU
N02	GND	GROUND	U10	ADDR [0]	LVTTL IN PU	W10	ADDR [1]	LVTTL IN PU
N03	GND	GROUND	U11	TRGCLKD-	PECL IN	W11	NC	NO CONNECT
N04	GND	GROUND	U12	TXDA[1]	LVTTL IN	W12	TXERRA	LVTTL OUT
N17	GND	GROUND	U13	GND	GROUND	W13	GND	GROUND
N18	GND	GROUND	U14	TXDA[4]	LVTTL IN	W14	TXDA[2]	LVTTL IN
N19	GND	GROUND	U15	TXDA[8]	LVTTL IN	W15	TXDA[6]	LVTTL IN
N20	GND	GROUND	U16	VCC	POWER	W16	VCC	POWER
P01	RXDC[3]	LVTTL OUT	U17	NC	NO CONNECT	W17	NC	NO CONNECT
P02	RXDC[2]	LVTTL OUT	U18	TXDB[8]	LVTTL IN	W18	REFCLKA+	PECL IN
P03	RXDC[1]	LVTTL OUT	U19	NC	NO CONNECT	W19	NC	NO CONNECT
P04	RXDC[0]	LVTTL OUT	U20	NC	NO CONNECT	W20	NC	NO CONNECT
P17	TXDB[5]	LVTTL IN	V01	VCC	POWER	Y01	VCC	POWER
P18	TXDB[4]	LVTTL IN	V02	VCC	POWER	Y02	VCC	POWER
P19	TXDB[3]	LVTTL IN	V03	VCC	POWER	Y03	RXDD[9]	LVTTL OUT
P20	TXDB[2]	LVTTL IN	V04	RXDD[8]	LVTTL OUT	Y04	RXCLKD+	LVTTL OUT
R01	BISTSTC	LVTTL OUT	V05	VCC	POWER	Y05	VCC	POWER
R02	RECLKOC	LVTTL OUT	V06	RXDD[5]	LVTTL OUT	Y06	RXDD[7]	LVTTL OUT
R03	RXCLKC+	LVTTL OUT	V07	RXDD[1]	LVTTL OUT	Y07	RXDD[2]	LVTTL OUT
R04	RXCLKC-	LVTTL OUT	V08	GND	GROUND	Y08	GND	GROUND
R17	TXDB[1]	LVTTL IN	V09	BISTSTD	LVTTL OUT	Y09	RECLKOD	LVTTL OUT
R18	TXDB[0]	LVTTL IN	V10	ADDR [2]	LVTTL IN PU	Y10	NC	NO CONNECT
R19	TXDB[9]	LVTTL IN	V11	TRGCLKD+	PECL IN	Y11	TXCLKA	LVTTL IN PD
R20	TXDB[7]	LVTTL IN	V12	TXCLKOA	LVTTL OUT	Y12	NC	NO CONNECT
T01	VCC	POWER	V13	GND	GROUND	Y13	GND	GROUND
T02	VCC	POWER	V14	TXDA[3]	LVTTL IN	Y14	TXDA[0]	LVTTL IN
T03	VCC	POWER	V15	TXDA[7]	LVTTL IN	Y15	TXDA[5]	LVTTL IN
T04	VCC	POWER	V16	VCC	POWER	Y16	VCC	POWER
T17	VCC	POWER	V17	NC	NO CONNECT	Y17	REPDOD	LVTTL OUT
T18	VCC	POWER	V18	NC	NO CONNECT	Y18	REFCLKA-	PECL IN
T19	VCC	POWER	V19	NC	NO CONNECT	Y19	NC	NO CONNECT
T20	VCC	POWER	V20	NC	NO CONNECT	Y20	NC	NO CONNECT
U01	VCC	POWER	W01	VCC	POWER			
U02	VCC	POWER	W02	VCC	POWER			

Table 7. Package Coordinate Signal Allocation (continued)

Page 29 of 31




Ordering Information

Speed	Ordering Code	Package Name	Package Type	Operating Range
Standard	CYV15G0204TRB-BGC	BL256	256-Ball Thermally Enhanced Ball Grid Array	Commercial
Standard	CYV15G0204TRB-BGXC	BL256	Pb-Free 256-Ball Thermally Enhanced Ball Grid Array	Commercial

Package Diagram





HOTLink is a registered trademark and HOTLink II is a trademark of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-02101 Rev. *C

Page 30 of 31

© Cypress Semiconductor Corporation, 2002-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



Document History Page

Document Title: CYV15G0204TRB Independent Clock HOTLink II™ Dual Serializer and Dual Reclocking Deserialize Document Number: 38-02101						
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE		
**	244348	See ECN	FRE	New Data Sheet		
*A	338721	See ECN	SUA	Added Pb-Free package option availability		
*В	384307	See ECN	AGT	Revised setup and hold times (t _{TXDH} , t _{TREFDS} , t _{TREFDH} , t _{RXDv-} , t _{RXDv+})		
*C	1034060	See ECN	UKK	Added clarification for the necessity of JTAG controller reset and the methods to implement it.		