

HA19505

10-Bit D/A Converter

The HA19505 is a high-speed, low-power 10-bit D/A converter. The digital and clock inputs of this monolithic bipolar LSI are fully TTL/CMOS compatible. The noise-minimizing internal reference voltage generator and high conversion rate ($f_{CLK} = 50\text{MHz}$ typ) make this device suitable for high-speed image processing applications.


Features

- 10-bit resolution
- 50MHz (typ) conversion rate
- Single power supply: +5V
- TTL/CMOS compatible digital and clock inputs
- Internal reference voltage (+3.0V typ)
- Low power consumption: 225mW (typ)

Applications

- Video signal processing
- Image processing, etc.

Pin Arrangement




Ordering Information

Type No.	Package
HA19505	DP-20N



Pin Descriptions

Pin	Symbol	Function	Pin	Symbol	Function
1	DVcc	Digital power supply (+5V)	11	B10	Digital input (MSB)
2	COMP	Phase compensation	12	B9	Digital input
3	AVcc	Analog power supply (+5V)	13	B8	Digital input
4	DAC OUT	Analog voltage output	14	B7	Digital input
5	VREF IN	Reference voltage input	15	B6	Digital input
6	VREF OUT	Reference voltage output	16	B5	Digital input
7	A Vcc	Analog power supply (+5V)	17	B4	Digital input
8	AGND	Analog ground	18	B3	Digital input
9	DGND	Digital ground	19	B2	Digital input
10	CLK	Clock input	20	B1	Digital input (LSB)

Block Diagram

Absolute Maximum Ratings (Ta = 25°C, unless otherwise specified)


Parameter	Symbol	Rating	Unit
Power supply voltage	V _{CC}	+7.0	V
Digital input voltage	V _{IN}	0 to V _{CC}	V
Power dissipation	P _T	500	mW
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{SIG}	-55 to +125	°C

Electrical Characteristics (Ta = 25°C, V_{CC} = 5.0V, and pins 5 and 6 are shorted, unless otherwise specified)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Resolution		—	10	—	bit	
Conversion rate	f _{CLK}	40	50	—	MHz	
Linearity error	LE	-0.12	—	+0.2	% FS	
Clock pulselength H level	t _{WH}	12.5	—	—	ns	f _{CLK} = 40MHz
Clock pulselength L level	t _{WL}	12.5	—	—	ns	f _{CLK} = 40MHz
Data setup time	t _{su}	10	—	—	ns	f _{CLK} = 40MHz
Data hold time	t _h	10	—	—	ns	f _{CLK} = 40MHz
Power supply voltage	V _{CC}	4.75	5.00	5.25	V	
Current consumption	I _{CC}	—	45	60	mA	
Digital input voltage	V _{IH}	2.0	—	V _{CC}	V	
	V _{IL}	0	—	0.8	V	
Digital input current	I _{IH}	—	—	20	μA	V _{IH} = 2.7V
	I _{IL}	-400	—	—	μA	V _{IL} = 0.4V
Reference input current	I _{REF IN}	-20	0	20	μA	V _{REF IN} = 3.0V
Reference input voltage	V _{REF IN}	2.0	3.0	4.0	V	
Reference output voltage	V _{REF OUT}	—	3.0	—	V	
Analog output voltage	Full scale	V _{FS}	V _{CC} - 15m	V _{CC}	V	V _{IH} ≥ 2.0V
	Zero scale	V _{ZS}	—	4.001	—	V _{IL} ≤ 0.8V
Output impedance	Z _{OUT}	55	75	95	Ω	



Timing Chart



Input Code Table

B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	A _{out}
0	0	0	0	0	0	0	0	0	0	V _{zs}
0	0	0	0	0	0	0	0	0	1	V _{zs} + 1 LSB
.
.
.
1	1	1	1	1	1	1	1	1	0	V _{fs} - 1 LSB
1	1	1	1	1	1	1	1	1	1	V _{fs}

Note: 1 LSB = $(V_{fs} - V_{zs})/1023$

