September 25, 2008

FN9001.4

Single Event Radiation Hardened High Speed, Current Mode PWM



The IS-1845ASRH is designed to be used in switching power supplies operating in current-mode. The rising edge of the on-chip oscillator

turns on the output. Turn-off is controlled by the current sense comparator and occurs when the sensed current reaches a peak controlled by the error amplifier.

Constructed with Intersil's Rad Hard Silicon Gate (RSG) dielectrically isolated BiCMOS process, these devices are immune to single event latch-up and have been specifically designed to provide a high level of immunity to single event transients. All specified parameters are guaranteed and tested for 300krad(Si) total dose performance.

Detailed Electrical Specifications for these devices are contained in SMD 5962-01509. A "hot-link" is provided on our website for downloading the SMD.

Features

- Electrically Screened to DSCC SMD # 5962-01509
- · QML Qualified per MIL-PRF-38535 Requirements
- · Radiation Environment


	radiation Environ
	- Total Dose
	- SEL Immune Dielectrically Isolated
	- SEU Immune 35MeV/mg/cm ²
	- SEU Cross-Section at 89MeV/mg/cm 2 5 x 10 $^{-6}$ cm 2
•	Low Start-up Current
•	Fast Propagation Delay 80ns (Typ)
•	Supply Voltage Range
•	High Output Drive 1A (Peak, Typ)
•	Undervoltage Lockout 8.8V Start (Typ), 8.2V Stop (Typ)

Applications

- · Current-Mode Switching Power Supplies
- · Control of High Current FET Drivers
- · Motor Speed and Direction Control

IS9-1845ASRH

Pinouts



(18 LD FLATPACK) **TOP VIEW** NC I 1• ⊐ NC 18 2 17 COMP 1 7 VREF VFB 3 16 VCC 4 15 VC NC 1 5 NC [14 JOUT 6 ¬ NC NC E 13 12 ISENSE T 1 GND RTCT [11 OSCGND NC [10 ¬ NC

NOTES:

- 1. Grounding the Comp pin does not inhibit the output. The output may be inhibited by applying >1.2V to the ISENSE pin.
- 2. This part should be operated with C_t = 3.3nF and R_t = 10k timing components only.

Ordering Information

ORDERING NUMBER	INTERNAL MKT. NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
5962F0150901V9A	IS0-1845ASRH-Q	-50 to +125		
IS0-1845ASRH/Sample	IS0-1845ASRH/Sample	-50 to +125		
5962F0150901VPC	IS7-1845ASRH-Q	-50 to +125	8 Ld SBDIP	D8.3
5962F0150901VPC	IS7-1845ASRH-QS9000	-50 to +125	8 Ld SBDIP	D8.3
5962F0150901QPC	IS7-1845ASRH-8	-50 to +125	8 Ld SBDIP	D8.3
5962F0150901QPC	IS7-1845ASRH-8S9000	-50 to +125	8 Ld SBDIP	D8.3
5962F0150901VXC	IS9-1845ASRH-Q	-50 to +125	18 Ld Flatpack	K18.B
5962F0150901VXC	IS9-1845ASRH-QS9000	-50 to +125	18 Ld Flatpack	K18.B
5962F0150901QXC	IS9-1845ASRH-8	-50 to +125	18 Ld Flatpack	K18.B
IS7-1845ASRH/Proto	IS7-1845ASRH/Proto	-50 to +125	8 Ld SBDIP	D8.3
IS9-1845ASRH/Proto	IS9-1845ASRH/Proto	-50 to +125	18 Ld Flatpack	K18.3

Typical Performance Curves




FIGURE 1. OSCILLATOR FREQUENCY vs \mathbf{R}_t and \mathbf{C}_t




FIGURE 2. MAXIMUM DUTY CYCLE vs R_t

Die Characteristics

DIE DIMENSIONS

 $3090\mu m \times 4080\mu m (121.6 \text{ mils } \times 159.0 \text{ mils})$ Thickness: $483\mu m \pm 25.4\mu m (19 \text{ mils } \pm 1 \text{ mil})$

INTERFACE MATERIALS

Glassivation

Type: Phosphorus Silicon Glass (PSG)

Thickness: 8.0kA ± 1.0kA

Top Metallization

Type: AlSiCu

Thickness: 16.0kA ± 2kA

Substrate

Radiation Hardened Silicon Gate,

Dielectric Isolation

Backside Finish

Silicon

ASSEMBLY RELATED INFORMATION

Substrate Potential

Unbiased (DI)

ADDITIONAL INFORMATION


Worst Case Current Density

<2.0 x 10⁵ A/cm²

Transistor Count

582

Metallization Mask Layout



NOTES:

- 3. Both the GND pads must be bonded to ground.
- The OUT double-sized bond pad must be double bonded for current sharing purposes.
- The OSCGND double-sized bond pad must be double bonded to ground for current sharing purposes.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil