





## Precision, Low Drift 4mA to 20mA TWO-WIRE TRANSMITTER

## **FEATURES**

- INSTRUMENTATION AMPLIFIER INPUT Low Offset Voltage, 25µV max Low Voltage Drift, 0.5µV/°C max Low Nonlinearity, 0.01% max
- TRUE TWO-WIRE OPERATION
   Power and Signal on One Wire Pair
   Current Mode Signal Transmission
   High Noise Immunity
- **BUAL MATCHED CURRENT SOURCES**
- . WIDE SUPPLY RANGE, 11.6V to 40V
- -40°C TO +85°C SPECIFICATION RANGE
- SMALL 14-PIN DIP PACKAGE

## **APPLICATIONS**


- INDUSTRIAL PROCESS CONTROL Pressure Transmitters Temperature Transmitters
   Millivolt Transmitters
- RESISTANCE BRIDGE INPUTS
- THERMOCOUPLE INPUTS
- RTD INPUTS
- CURRENT SHUNT (mV) INPUTS
- AUTOMATED MANUFACTURING
- POWER PLANT/ENERGY SYSTEM MONITORING

## **DESCRIPTION**

The XTR100 is a microcircuit, 4mA to 20mA, two-wire transmitter containing a high accuracy instrumentation amplifier (IA), a voltage controlled output current source, and dual-matched precision current references. This combination is ideally suited for remote signal conditioning of a wide variety of transducers such as thermocouples, RTD's, thermistors, and strain gauge bridges. State-of-the art design and laser-trimming, wide temperature range operation and small size make it very suitable for industrial process control applications.

The two-wire transmitter allows signal and power to be supplied on a single wire-pair by modulating the power supply current with the input signal source. The transmitter is immune to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers, and industrial equipment. It can be used by OEMs producing transmitter modules

or by data acquisition system manufacturers. Also, the XTR100 is generally very useful for low noise, current-mode signal transmission.



International Airport Industrial Park - P.O. Sex 11400 - Tucson, Arizona 85734 - Tel. (602) 748-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-5491

PDS-467C

## **SPECIFICATIONS**

#### **ELECTRICAL**

At  $T_A = +25^{\circ}C$ ,  $+V_{CC} = 24VDC$ ,  $R_L = 100\Omega$  unless otherwise noted.

PARAMETER :	CONDITIONS/DESIGNATION	XTR100AM/AP			XTR100BM/BP			]
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OUTPUT AND LOAD CHARACTE	PISTICS							
COTPOT AND LOAD CHARACTE	AISTICS		· -		T			T
	Lieuw Onestina Basica	4		20	١.			l mA
Current	Linear Operating Region			22	١.			mA
Current	Derated Performance	3.8			l -	. '		mA
Current Limit	lo min		28	38		:	_	
Offset Current Error	los, lo = 4mA		±1.5	±4	ŀ			μА
Offset Current Error vs Temp.	Δlos/ΔT		±5	±10	l			ppm, FS/°C
Full Scale Output Current Error	Full Scale = 20mA			±20			•	μА
Power Supply Rejection		110	135		١.	·		dB
Power Supply Voltage	Vcc, pins 7 & 8, compliance(1)	+11.6		+40	٠.		•	VDC
Load Resistance	At $V_{CC} = +24V$ , $I_{C} = 20mA$			600			•	, n
	At Vcc = +40V, Io = 20mA			1400			•	u
SPAN								
	5 to 6	1	io = 4mA +	10 01023	- (40/P-)	1 (0 0-)		T
Equation	Rs in Ω, e1 and e2 in V	. ء ا			r (=0/118) I +	] (82 — 81)       •		96
Untrimmed Error(2)	<b>ESPAN</b>	-5	-2.5	0	'			96
Nonlinearity	ENONLINEARITY		_	0.01			•	
Hysteresis			0			;		%
Dead Band			0					%
Temperature Effects			30	±100		•	•	ppm %/°C
INPUT CHARACTERISTICS								
Impedance					I	'		
Differential		1	0.4    0.047					GΩ∥ μF
Common-Mode			10    180					GΩ    pF
Voltage Range, Full Scale	$\Delta \mathbf{e} = (\mathbf{e}_2 - \mathbf{e}_1)(3)$	1 0 1	,	1	٠.		•	l ÿʻ
	Vos	"		±50	i	]	±25	νμν
Offset Voltage	ΔVos/ΔT		±0.7	±1		±0.25	±0.5	μV/°C
vs Temperature			60	150	1	10.23	10.0	nA
Blas Current	, l <sub>B</sub>		0.30	1				nA/°C
vs Temperature	ΔΙΒ/ΔΤ	1		±30			±20	nA
Offset Current	losi	j	10				±20	
vs Temperature	Δίοει/ΔΤ	1	0.1	0.3	١.	1 .		nA/°C
Common-Mode Rejection(4)	DC	90	100		٠ ا		•	dB
Common-Mode Range	e1 and e2 with respect to pin 7	4		6	<u> </u>		•	
CURRENT SOURCES								
Magnitude			1		1	•		mA
Accuracy	VCC = 24V, VPIN 8 - VPIN 10, 11 =				Ī			
	19V, $R_2 = 5k\Omega$ , Fig. 3		±0.03	±0.1		±0.015	±0.05	%
vs Temperature	• • • • •			±30			•	ppm/°C
va Time			±8		I			ppm/mo.
Ratio Match	Tracking				1	[ .		1
Accuracy	1 - IREF1/IREF2		±0.006	±0.02				<b>%</b>
vs Temperature	, mer minere			±15			10	ppm/°C
		1	±1	-,5				ppm/mo.
vs Time Output Impedance		10	20					MΩ.
TEMPERATURE RANGE				l			Ь	<u> </u>
1		-40		+85			•	-c
Specification		-55		+125	1 .			-č
Operating (AM, BM)				+125				l 👸
(AP, BP)		-40			:			
Storage (AM, BM)		-55		+165	:		[	°C
(AP, BP)		-40		+85				°C

<sup>\*</sup>Same as XTR100AM/AP.

#### NOTES:

See Typical Performance Curves.

<sup>2.</sup> Span error shown is untrimmed and may be adjusted to zero.


<sup>2.</sup> Span and 2 are signals on the -IN and +IN terminals with respect to the output, pin 7. While the maximum permissible  $\Delta e$  is 1V, it is primarily intended for much lower input signal levels, e.g., 10mV or 50mV full scale for the XTR100A and XTR100B grades respectively. 2mV FS is also possible with the 8 grade; but accuracy will degrade due to possible errors in the low value span resistance and very high amplification of offset, drift, and noise.

<sup>4.</sup> Offset voltage is trimmed with the application of a 5V common-mode voltage. Thus the associated common-mode error is removed. See Application Information section.


## ABSOLUTE MAXIMUM RATINGS

40V Power Supply, Vcc ≥ Vout, ≤ +Vcc Input Voltage, et, or eg -55°C to +165°C Storage Temperature Range, metal -40°C to +85°C Storage Temperature Range, plastic +300°C Lead Temperature (soldering 10 seconds) Output Short-circuit Duration Continuous to ground +165°C Junction Temperature

## PIN DESIGNATIONS





#### MECHANICAL




## **TYPICAL PERFORMANCE CURVES**

(TA = +25°C, +VCC = 24VDC unless otherwise noted)











Burr-Brown IC Data Book


3-116














## THEORY OF OPERATION

A simplified schematic of the XTR 100 is shown in Figure 1. Basically the amplifiers,  $A_1$  and  $A_2$ , act as an instrumentation amplifier controlling a current source,  $A_3$  and  $Q_1$ . Operation is determined by an internal feedback loop.  $e_1$  applied to pin 3 will also appear at pin 5 and similarly  $e_2$  will appear at pin 6. Therefore the current in  $R_S$ , the span setting resistor, will be  $I_S = (e_2 - e_1)/R_S = e_{IN}/R_S$ . This current combines with the current,  $I_3$ , to form  $I_1$ . The circuit is configured such that  $I_2$  is 19 times  $I_1$ . From this point the derivation of the transfer function is straightforward but lengthy. The result is shown in Figure 1.

Examination of the transfer function shows that  $I_O$  has a lower range-limit of 4mA when  $e_{IN}=e_2-e_1=0V$ . This 4mA is composed of 2mA quiescent current exiting pin 7 plus 2mA from the current sources. The upper range limit of  $I_O$  is set to 20mA by the proper selection of  $R_S$  based on the upper range limit of  $e_{IN}$ . Specifically  $R_S$  is chosen for a 16mA output current span for the given full scale input voltage span; i.e.,  $(0.016U+40/R_S)(e_{IN}$  full scale) =16mA. Note that since  $I_O$  is unipolar  $e_2$  must be kept larger than  $e_1$ ; i.e.,  $e_2 \ge e_1$  or  $e_{IN} \ge 0$ . Also note that in order not to exceed the output upper range limit of 20mA,  $e_{IN}$  must be kept less than IV when  $R_S=\infty$  and proportionately less as  $R_S$  is reduced.




FIGURE 1. Simplified Schematic of the XTR100.

# INSTALLATION AND OPERATING INSTRUCTIONS

Major points to consider when designing with the XTR100:

- The leads to R<sub>s</sub> should be kept as short as possible to reduce noise pick-up and parasitic resistance.
- 2.  $\pm V_{CC}$  should be bypassed with a  $0.01\mu F$  capacitor as close to the unit at possible (pin 8 to 7).
- 3. Always keep the input voltages within their range of linear operation

$$+4V \leq e_1 \leq +6V$$
  
 $+4V \leq e_2 \leq +6V$ 

(e<sub>1</sub> and e<sub>2</sub> measured with respect to pin 7).

- The maximum input signal level (e<sub>INFS</sub>) is 1V with R<sub>S</sub> = ∞ and proportionally less as R<sub>S</sub> decreases.
- 5. Always return the current references (pins 10 and 11) to the output (pin 7) through an appropriate resistor. If the references are not used for biasing or excitation connect them together and through a 1kΩ resistor to pin 7. Each reference must have between +1V and +(V<sub>CC</sub> -4V) with respect to pin 7. Filter with one 0.01µF or two 0.0047µF capacitors.
- Always choose R<sub>L</sub> (including line resistance) so that the voltage between pins 7 and 8 (+V<sub>CC</sub>) remains within the 11.6V to 40V range as the output changes between the 4mA to 20mA range (see Figure 2).
- 7. It is recommended that a reverse polarity protection diode (D<sub>1</sub> in Figure 1) be used. This will prevent damage to the XTR100 caused by momentary (e.g., transient) or long term application of the wrong polarity of voltage between pins 7 and 8.
- When the XTR100 is in high gain, use a compensation capacitor, pins 12 and 13, and consider PC board layout which minimizes parasitic capacitance.




FIGURE 2. Power Supply Operating Range.

#### SELECTING RS

R<sub>SPAN</sub> is chosen so that a given full scale input span  $e_{\text{IN}_{PS}}$  will result in the desired full scale output span of  $\Delta l_{\text{OFS}}$ ,  $[(0.016\text{U}) + (40/R_{\text{S}})] \Delta e_{\text{IN}} = \Delta I_{\text{O}} = 16\text{mA}$ .

Solving for Rs;

$$R_{\rm S} = \frac{40}{\Delta l_{\rm O}/\Delta e - 0.016 U} \tag{1}$$

For example, if  $\Delta e_{IN}_{FS} = 100 \text{mV}$  for  $\Delta I_{o_{FS}} = 16 \text{mA}$ 

$$R_S = \frac{40}{(16mA/100mV)} = \frac{40}{0.16 - 0.016} = \frac{40}{0.144} = 278\Omega$$

See Typical Performance Curves for a plot of  $R_S$  vs  $\Delta e_{IN_{FS}}$ . Note that in order not to exceed the 20mA upper range limit  $e_{IN}$  must be less than IV when  $R_S = \mathbb{Z}$  and proportionately smaller as  $R_S$  decreases.

#### **BIASING THE INPUTS**

The internal circuitry of the XTR 100 is such that both  $e_1$  and  $e_2$  must be kept approximately 5V above the voltage at pin 7. This is easily done by using one or both current sources and an external resistor  $R_2$ . Figure 3 shows the simplest case - a floating voltage source  $e_2$ . The 2mA from the current sources flows through the 2.5k $\Omega$  value of  $R_2$  and both  $e_1$  and  $e_2$  are raised by the required 5V with respect to pin 7. For linear operation the constraint is

$$+4V \le e_1 \le +6V$$
  
 $+4V \le e_2 \le +6V$ 




FIGURE 3. Basic Connection for Floating Voltage Source.

Figure 4 shows a similar connection for a resistive transducer. The transducer could be excited either by one (as shown) or both current sources.




FIGURE 4. Basic Connection for Resistive Source.

#### **CMV AND CMR**

Thus the XTR100 is designed to operate with a nominal 5V common-mode voltage at the input and will function properly with either input operating over the range of 4V to 6V with respect to pin 7. The error caused by the 5V CMV is already included in the accuracy specifications. If the inputs are biased at some other CMV then an input offset error term is (CMV - 5)/CMRR; CMR is in dB, CMRR is in V/V.

#### SIGNAL SUPPRESSION AND ELEVATION

In some applications it is desired to have suppressed zero range (input signal elevation) or elevated zero range (input signal suppression). This is easily accomplished with the XTR100 by using the current sources to create the suppression/elevation voltage. The basic concept is shown in Figures 5 and 6(a). In this example the sensor voltage is derived from R<sub>T</sub> (a thermistor, RTD or other variable resistance element) excited by one of the ImA current sources. The other current source is used to create the elevated zero range voltage. Figures 6(b), (c) and (d) show some of the possible circuit variations. These circuits have the desirable feature of noninteractive span and suppression/elevation adjustments. Note: It is not recommended to use the optional offset voltage null (pins 1, 2, and 14) for elevation/suppression. This trim capability is used only to null the amplifier's input offset voltage. In many applications the already low offset voltage (typically  $20\mu V$ ) will not need to be nulled at all. Adjusting the offset voltage to nonzero values will disturb the voltage drift by  $\pm 0.3 \mu V/^{\circ}C$  per  $100 \mu V$  of induced offset.




FIGURE 5. Elevation and Suppression Graph.




FIGURE 6. Elevation and Suppression Circuits.

## APPLICATION INFORMATION

The small size, low offset voltage and drift, excellent linearity, and internal precision current sources, make the XTR100 ideal for a variety of two-wire transmitter applications. It can be used by OEM's producing different types of transducer transmitter modules and by data acquisition systems manufacturers who gather transducer data. Current mode transmission greatly reduces noise

Burr-Brown IC Data Book 3-119 Vol. 33

interference. The two-wire nature of the device allows economical signal conditioning at the transducer. Thus the XTR 100 is, in general, very suitable for individualized and special purpose applications.

EXAMPLE 1 - RTD Transducer shown in Figure 7. Given a process with temperature limits of +25°C and +150°C, configure the XTR100 to measure the temperature with a platinum RTD which produces  $100\Omega$  at 0°C and 000 at 00°C (obtained from standard RTD tables). Transmit 00°C and 00°C and 00°C and 00°C and 00°C. Computing 08.

The sensitivity of the RTD is  $\Delta R/\Delta T = 100\Omega/266^{\circ}C$ . When excited with a 1mA current source for a 25°C to 150°C range (i.e., 125°C span) the span of  $e_{IN}$  is 1mA x  $(100\Omega/266^{\circ}C)$  x  $125^{\circ}C = 47$ mV =  $\Delta e_{IN}$ .

From equation 1, 
$$R_s = \frac{40}{\frac{\Delta l_o}{\Delta e_{in}} - 0.016 \text{ U}}$$

$$R_S = \frac{40}{\frac{16mA}{47mV} - 0.016 \text{ U}} = \frac{40}{0.3244} = 123.3\Omega$$

Span adjustment (calibration) is accomplished by trimming  $R_s$ .

## Computing R4:

At 25°C, 
$$e'_2 = 1 \text{mA} \times [100\Omega + (\frac{100\Omega}{266^{\circ}\text{C}} \times 25^{\circ}\text{C})]$$
  
=  $1 \text{mA} \times 109.4\Omega$   
=  $109.4 \text{mV}$ 

In order to make the lower range limit of 25°C correspond to the output lower range limit of 4mA the input circuitry shown in Figure 7 is used.

$$e_{1N}$$
 is made 0 at 25°C  
or  $e'_{225^{\circ}C}$  -  $V_4 = 0$   
thus,  $V_4 = e'_{225^{\circ}C} = 109.4 \text{mV}$ 

$$R_4 = \frac{V_4}{1mA} = \frac{109.4mV}{1mA} = 109.4\Omega$$

#### Computing R2 and checking CMV:

At 
$$25^{\circ}$$
C,  $e'_2 = 109.4$ mV

At 
$$150^{\circ}$$
C,  $e'_2 = 1$ mA x  $[100\Omega + (\frac{100\Omega}{266^{\circ}\text{C}} \times 150^{\circ}\text{C})]$   
=  $156.4$ mV

Since both  $e'_2$  and  $V_4$  are small relative to the desired 5V common-mode voltage they may be ignored in computing  $R_2$  as long as the CMV is met.

$$\begin{array}{l} R_2 = 5V/2mA = 2.5k\Omega \\ e_2 \quad min = 5V + 0.1094V \\ e_2 \quad max = 5V + 0.1564V \\ e_1 = 5V + 0.1094V \end{array} \quad \begin{array}{l} \text{The } +4V \text{ to } +6V \text{ CMV} \\ \text{requirement is met.} \end{array}$$




FIGURE 7. Circuit for Example 1.

EXAMPLE 2 - Thermocouple Transducer shown in Figure 8. Given a process with temperature  $(T_1)$  limits of  $0^{\circ}$ C and  $+1000^{\circ}$ C, configure the XTR 100 to measure the temperature with a type J thermocouple that produces a 58mV change for  $1000^{\circ}$ C change. Use a semiconductor diode for a cold junction compensation to make the measurement relative to  $0^{\circ}$ C. This is accomplished by supplying a compensating voltage,  $V_{Rb6}$ , equal to that normally produced by the thermocouple with its "cold junction"  $(T_2)$  at ambient. At a typical ambient of  $+25^{\circ}$ C, this is 1.28mV (obtained from standard thermocouple tables with reference junction of  $0^{\circ}$ C). Transmit 4mA for  $T_1 = 0^{\circ}$ C and 20mA for  $T_1 = +1000^{\circ}$ C. Note:  $e_{IN} = e_2 - e_1$  indicates that  $T_1$  is relative to  $T_2$ .

#### Establishing Rs:

The input full scale span is 58mV ( $\Delta e_{1N_{FS}} = 58mV$ ). R<sub>S</sub> is found from equation (1)

$$R_{S} = \frac{40}{\frac{\Delta I_{O}}{\Delta e_{IN}}} - 0.016 U$$

$$= \frac{40}{\frac{16mA}{58mV}} - 0.016 U$$

$$= \frac{40}{0.2599}$$

$$R_s = 153.9\Omega$$

#### Selecting R4:

 $R_4$  is chosen to make the output 4mA at  $T_{TC}=0^{\circ}C$  ( $V_{TC}=-1.28mV$ ) and  $T_D=25^{\circ}C$  ( $V_D=0.6V$ ). A circuit is shown in Figure 8.

 $V_{TC}$  will be -1.28mV when  $T_{TC}=0^{\circ}C$  and the reference juntion is at +25°C.  $e_1$  must be computed for the condition of  $T_D=+25^{\circ}C$  to make  $e_{IN}=0V$ .

 $V_{D_{25^{\circ}C}} = 600 \text{mV}.$ 

 $e_{1_{25^{\circ}C}}$  = 600mV x 51/2051 = 14.9mV  $e_{1N}$  =  $e_2 - e_1 = + V_{TC} + V_4 - e_1$ 

with  $e_{IN} = 0$  and  $V_{TC} = -1.28 \text{mV}$ 

 $V_4 = e'_1 + e_{1N} - V_{TC} = 14.9 \text{mV} + 0 \text{V} - (-1.28 \text{mV})$ 

 $1mA \times R_4 = 16.18mV$  $R_4 = 16.18\Omega$ 




FIGURE 8. Thermocouple Input Circuit with Two Temperature Regions and Diode (D) Cold Junction Compensation.

#### Cold Junction Compensation:

The temperature reference circuit is shown in Figure 9.




FIGURE 9. Cold Junction Compensation Circuit.

The diode voltage has the form

$$V_{\rm D} = \frac{KT}{q} \, \, \Omega n \frac{I_{\rm DIODE}}{I_{\rm SAT}}$$

Typically at  $T_2=25^{\circ}C$ ,  $V_D=0.6V$  and  $\Delta V_D/\Delta T=-2mV/^{\circ}C$ .  $R_5$  and  $R_6$  form a voltage divider for the diode voltage  $V_D$ . The divider values are selected so that the gradient  $\Delta V_D/\Delta T$  equals the gradient of the thermocouple at the reference temperature. At 25°C this is approximately  $52\mu V/^{\circ}C$  (obtained from standard thermocouple table) therefore,

$$\Delta V_{TC}/\Delta T = \Delta V_D/\Delta T \left(\frac{R_6}{R_5 + R_6}\right) \tag{2}$$

$$52\mu V/^{\circ}C = 2000\mu V/^{\circ}C \left(\frac{R_6}{R_5 + R_6}\right)$$

 $R_5$  is chosen as  $2k\Omega$  to be much larger than the resistance of the diode. Solving for  $R_6$  yields  $51\Omega$ .

#### THERMOCOUPLE BURN-OUT INDICATION

In process control applications it is desirable to detect when a thermocouple has burned out. This is typically done by forcing the two-wire transmitter current to either limit when the thermocouple impedance goes very high. The circuits of Figures 14 and 15 inherently have down scale indication. When the impedance of the thermocouple gets very large (open) the bias current flowing into the +input (large impedance) will cause Io to go to its lower range limit value (about 3.8mA). If up scale indication is desired the circuit of Figure 16 should be used. When the TC opens the output will go to its upper range limit value (about 25mA or higher).

#### OPTIONAL INPUT OFFSET VOLTAGE TRIM

The XTR100 has provisions for nulling the input offset voltage associated with the input amplifiers. In many applications the already low offset voltage  $(25\mu V \max$  for the B grade,  $50\mu V \max$  for the A grade) will not need to be nulled at all. The null adjustment can be done with a potentiometer at pins 1, 2, and 14 as shown in Figures 3 and 4. Either of these two circuits may be used. NOTE: It is not recommended to use this input offset voltage nulling capability for elevation or suppression. See the Signal Suppression and Elevation section for the proper techniques.

#### **OPTIONAL BANDWIDTH CONTROL**

Low-pass filtering is recommmended where possible and can be done by either one of two techniques shown in Figure 10.  $C_2$  connect to pins 3 and 4 will reduce the bandwidth with a cutoff frequency given by,

$$f_{CO} = \frac{1.59 \times 10}{(R_1 + R_2 + R_3 + R_4)(C_2 + 0.047\mu F)}$$

Burr-Brown IC Data Book

3-121

with  $f_{CO}$  in Hz, all  $R_S$  in  $\Omega$  and  $C_2$  in  $\mu F$ . This method has the disadvantage of having  $f_{CO}$  vary with  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ , and it may require large values of  $R_3$  and  $R_4$ . The other method, using  $C_1$  will use smaller values of capacitance and is not a function of the input resistors. It is however, more subject to nonlinear distortion caused by slew rate limiting. This is normally not a problem with the slow signals associated with most process control transducers. The relationship between  $C_1$  and  $f_{CO}$  is shown in the Typical Performance Curves.




FIGURE 10. Optional Filtering.

#### **APPLICATION CIRCUITS**




FIGURE 11. XTR100 with Loop-powered Isolation.




FIGURE 12. Bridge Input, Voltage Excitation.




FIGURE 13. Bridge Input, Current Excitation.




FIGURE 14. Thermocouple Input with RTD Cold Junction Compensation.




FIGURE 15. Thermocouple Input with Diode Cold Junction Compensation.




FIGURE 16. Thermocouple Input with RTD Cold Junction Compensation.

Burr-Brown IC Data Book

3-122




FIGURE 17. 0mA to 20mA Output Converter.

#### **DETAILED ERROR ANALYSIS**

The ideal output current is (3) $i_{O \text{ IDEAL}} = 4mA + K e_{IN}$ K is the span (gain) term, (0.016mA/mV) + (40/Rs)

The nature of the XTR100 circuit is such that there are three major components of error

 $\sigma_{\rm O}$  = error associated with the output stage.

 $\sigma_{\rm S}$  = errors associated with span adjustment.

 $\sigma_1$  = errors associated with input stage.

The transfer function including these errors is
$$I_{O, ACTUAL} = (4mA + \sigma_O) + K (1 + \sigma_S)(e_{IN} + \sigma_I)$$
(4)

When this expression is expanded, second order terms ( $\sigma_S$ σ<sub>1</sub>) dropped, and terms collected, the result is

$$i_{O ACTUAL} = (4mA + \sigma_O) + K e_{IN} "K\sigma_I + K\sigma_S e_{IN}$$
 (5)

The error in the output current is io ACTUAL - io IDEAL and can be found by subtracting equations (5) and (3).

$$i_{O ERROR} = \sigma_O + K \sigma_S + K \sigma_S e_{IN}$$
 (6)

This is a general error expression. The composition of each component of error depends on the circuitry inside the XTR100 and the particular circuit in which it is applied. The circuit of Figure 7 will be used to illustrate the principles.

$$\sigma_{\rm O} = I_{\rm OS_{RTO}}$$
 (7)
$$Ios_{\rm RTO}* = \text{the output offset error current.}$$

For the circuit of Figure 7,

$$\sigma_{I} = V_{OSI} + [I_{B1} R_{T} - I_{B2} R_{4}] + \frac{\Delta V_{CC}}{PSRR}$$

$$+ \frac{(e_{1} + e_{2})/2 - 5V}{CMRR}$$
(8)

The term in brackets maybe written in terms of offset current and resistor mismatches as  $\hat{I}_{B1} \Delta R + \hat{I}_{OS} R_4$ .

Vosi\* = input offset voltage

 $I_{B1}$ ,\*  $I_{B2}$ \* = input bias current

Iosi\* = input offset current

 $\Delta R = R_T - R_4 = mismatch in resistor$ 

 $\Delta V_{CC}$  = change supply voltage between pins 7 and 8 away from 24V nomimal

PSRR\* = power supply rejection ratio

CMRR\* = common-mode rejection ratio

 $\sigma_S = \epsilon_{NONLIN} + \epsilon_{SPAN}$  $\epsilon_{NONLIN}$ \* = span nonlinearity

 $\epsilon_{SPAN}^* = \text{span equation error. Untrimmed error}$ = 3% max. May be trimmed to zero.

\*Items marked with an asterisk (\*) can be found in the Electrical Specifications.

#### **EXAMPLE 3**

Given the circuit in Figure 7 with the XTR100B specifications and the following conditions:  $R_T = 109.4\Omega$  at  $25^{\circ}$ C,  $R_T = 156.4\Omega$  at  $150^{\circ}$ C,  $I_0 = 4$ mA at  $25^{\circ}$ C,  $I_0 = 20$ mA at  $150^{\circ}$ C,  $R_s = 123.3\Omega$ ,  $R_4 = 109\Omega$ ,  $R_L = 250\Omega$ ,  $R_{LINE} =$  $100\Omega$ ,  $V_{D1} = 0.6V$ ,  $V_{PS} = 24V \pm 0.5\%$ . Determine the % error at the upper and lower range values.

A. At the lower range value 
$$(T = 25^{\circ}C)$$
.

$$\begin{split} &\sigma_{O} = l_{OS_{RTO}} = \pm 4\mu A \\ &\sigma_{I} = V_{OSI} + \left[l_{B1} \; \Delta R + l_{OSI} \; R_{4}\right] + \frac{\Delta V_{CC}}{PSRR} \\ &+ \frac{(e_{1} + e_{2})/2 - 5}{CMRR} \\ &\Delta R = R_{T_{25}\circ_{C}} - R_{4} = 109.4 - 109 \approx 0 \\ &\Delta V_{CC} = 24 \; x \; 0.005 + 4mA \; (250\Omega + 100\Omega) + 0.6V \\ &= 120mV + 1400mV + 600mV = 2120mV \\ &e_{I} = (2mA \; x \; 2.5k\Omega) + (1mA \; x \; 109\Omega) = 5.109V \\ &e_{2} = (2mA \; x \; 2.5k\Omega) + (1mA \; x \; 109.4\Omega) = 5.1094V \\ &(e_{1} + e_{2})/2 - 5 \approx 0 \\ &PSRR = 3.16 \; x \; 10^{3} \; for \; 110dB \\ &CMRR = 31.6 \; x \; 10^{3} \; for \; 90dB \end{split}$$

Burr-Brown IC Data Book

3-123

$$\sigma_{1} = 25\mu V + (150nA \times 0 + 30nA \times 109\Omega)$$

$$+ \frac{2120mV}{3.16 \times 10^{5}} + \frac{0}{31.6 \times 10^{3}}$$

$$= 25\mu V + 3.27\mu V + 6.7\mu V + 0$$

$$= 34.97$$

$$\sigma_{S} = \epsilon_{NONLIN} + \epsilon_{SPAN}$$

$$= 0.0001 + 0 \text{ (assumes trim of Rs)}$$
io error =  $\sigma_{O} + K \sigma_{I} + K \sigma_{S} \epsilon_{IN}$ 

$$K = 0.016 + \frac{40}{R_s} = 0.016 + \frac{40}{123.3\Omega} = 0.341U$$

$$e_{1N} = e_2 - V_4 = I_{REF1} R_{T_{25'C}} - I_{REF2} R_4$$
  
since  $R_{T_{25'C}} = R_4$   
 $e_{1N} = (I_{REF1} - I_{REF2}) R_4 = 0.1 \mu A \times 109\Omega = 10.9 \mu V$ 

Since the maximum mismatch of the current references is 0.01% of  $ImA = 0.1 \mu A$ 

$$i_0$$
 error =  $4\mu$ A +  $(0.340 \times 34.97)$  +  $(0.341 \times 0.0001)$   
  $\times 10.9\mu$ V =  $4\mu$ A +  $11.89\mu$ A +  $0.0004\mu$ A =  $15.89\mu$ A

$$\% \text{ error} = \frac{15.89}{4\text{mA}} \times 100\% = 0.4 \text{ at lower range value.}$$

#### B. At the upper range value ( $T = 150^{\circ}C$ )

B. At the upper range value ( 
$$1 = 150^{\circ}\text{C}$$
)

$$\Delta R = R_{T_{150^{\circ}\text{C}}} - R_4 = 156.4 - 109.4 = 47\Omega$$

$$\Delta V_{CC} = 24 \times 0.005 + 20\text{mA} (250\Omega + 100\Omega) + 0.6$$

$$= 7720\text{mV}$$

$$e_1 = 5.109\text{V}$$

$$e_2 = (2\text{mA} \times 2.5\text{k}\Omega) + (1\text{mA} \times 156.4\Omega) = 5.156\text{V}$$

$$(e_1 e_2)/2 - 5\text{V} \approx 0$$

$$\Delta R = -R_{T_{150^{\circ}\text{C}}} + R_4 = 156.4 - 109 = 47\Omega$$

$$\sigma_0 = 4\mu\text{A}$$

$$\sigma_1 = 25\mu\text{V} + (150\text{nA} \times 47\Omega + 30\text{nA} \times 109\Omega)$$

$$+ \frac{7720\text{mV}}{3.16 \times 10^5} + \frac{0}{31.6 \times 10^3}$$

$$= 25\mu\text{V} + 10.33\mu\text{V} + 24\mu\text{V} \text{ F0} = 59.33\mu\text{V}$$

$$\sigma_8 = 0.0001$$

$$e_{1\text{N}} = e_2^2 - \text{V}_4 = I_{\text{REF1}} R_{T_{150^{\circ}\text{C}}} - I_{\text{REF2}} R_4$$

$$= (1\text{mA} \times 156.4\Omega) - (1\text{mA} - 109\Omega)$$

$$= 47\text{mV}.$$

$$io_{\text{ERROR}} = \sigma_0 + \text{K} \sigma_1 + \text{K} \sigma_8 \times e_{\text{IN}}$$

$$= 4\mu\text{A} + 0.341\text{U} \times 59.33\mu\text{V} + 0.341\text{U} \times 0.0001 \times 47000\mu\text{V}$$

$$= 4 \times 20.23 + 1.6 = 25.83 \mu A$$

$$\% \text{ error} = \frac{25.83 \mu A}{20 \text{mA}} \times 100\% = 0.13\% \text{ at upper}$$

range value or % of FS.

#### CONCLUSIONS

From equation (9) it is observed that the predominant error term is the input offset voltage (25µV for the B grade). This is of little consequence in many applications. Vos RTI can, however, be nulled using the pot shown in Figures 3 and 4. From equation (10), the predominant errors are  $I_{OS\ RTI}$  (4 $\mu$ A),  $V_{OS\ RTI}$  (25 $\mu$ V), and  $I_B$  (150nA), max, B grade.

#### A NOTE FOR HIGH GAIN APPLICATIONS

In applications where ein full scale is small (<50mV) and  $R_{span}$  is small ( $\approx$ 150 $\Omega$ ), caution should be taken to consider errors from the external span circuit plus high amplification of offset drift and noise.

In such applications, be sure to include the effect of the normal thermal feedback within the XTR100 package. Small additional errors occur from a change in input offset voltage and current due to a change in chip temperature resulting from a change in output current (4mA up to 20mA).

The XTR100 has two thermal resistance specifications:

$$\theta_{JA} = 115$$
°C

This is the thermal resistance from output transistor. to ambient. It is used for normal power dissipation considerations (see Figure 18).

$$\theta_{\rm JI} = 60^{\circ}{\rm C/W}$$

This is the thermal resistance which describes the effect of output stage power dissipation in input stage temperature rise.

As an example of how  $\theta_{II}$  would be applied, we will calculate the limits with  $V_{PS} = 40V$  and  $R_L = 250\Omega$ .

Power Dissipation:

at 20mA output:  $20mA [40V-(20mA \times 250\Omega)] = 700mW$ at 4mA output:  $4mA [40V-(4mA \times 250\Omega)] = 156mW$ 

Thermal Resistance:  $\theta_{II} = 60^{\circ}\text{C/W}$ 

Input Stage Temperature Rise:

at 20mA output: 700mW  $\times$  60°C/W = 42°C at 4mA output:  $156\text{mW} \times 60^{\circ}\text{C/W} = 9.4^{\circ}\text{C}$ 

Thus under these conditions when the output changes from 4mA to 20mA the input stage temperature changes  $42^{\circ}\text{C} - 9.4^{\circ}\text{C} = 32.6^{\circ}\text{C}$ . The maximum input stage offset change will depend on the particular grade specification:

A Grade 
$$(1\mu V)^{\circ}C$$
 max) =  $32.6\mu V$   
B Grade  $(0.5\mu V)^{\circ}C$  max) =  $16.3\mu V$ 

The amount of error that this offset voltage represents depends on how large the full scale input voltage is. It is worse, of course, for small input voltages. Table I shows the error as a percentage of full scale and in terms of output current (% FS error × 16mA FS output span).

TABLE I. Maximum Errors Due to Thermal Feedback  $V_{PS} = 40V, R_L = 250\Omega.$ 

	10mV FS	100mV FS	1V FS
A Grade	0.326%	0.0326%	0.0033%
	(52.2µA)	(5.22µA)	(0.522μA)
B Grade	0.163%	0.0163%	0.0016%
	(26.1µA)	(2.61µA)	(0.261µA)

#### **HOW TO REDUCE ERRORS**

#### Lower V<sub>PS</sub>

The errors can be reduced by lowering the voltage at the XTR100 line terminals. The errors in the example above represent a fairly demanding condition of maximum voltage ( $V_{PS}=40V$ ) and minimum resistance ( $R_L=250\Omega$ ). If the voltage is lowered to 24V, then a 4mA to 20mA output change causes a change in input stage temperature of 17.3°C and the errors in Table I are reduced by a factor of 17.3°C/32.6°C = 0.53. (Note that this is different than the decrease in the voltage itself: 24/40 = 0.6.)

#### Raise Resistance

If the load or line resistance is raised the output power dissipation will also be reduced. If  $R_L = 400\Omega$  (400/250 = 1.6), the change in output temperature is 29.2°C as the output changes from 4mA to 20mA (still with  $V_{PS} = 40V$ ) and the errors in Table I are reduced by a factor of 29.2°C/32.6°C = 0.9.

#### Heat Sink

Heat sinking the package will reduce both  $\theta_{1A}$  and  $\theta_{11}$ . The following is information on small-finned heat sinks that are attached with an epoxy heat sink adhesive (AHAM-985). The three models are  $0.75'' \times 0.4'' \times 0.21''$ .

Model 141 AHAM 27901 Front St. Rancho, CA 92390 (714) 676-4151 Models 141 and 142 Heat Sink Plus 28715 Via Montezuma Temecula, CA 92390 (714) 676-3031




FIGURE 18. Power Derating Curve.

# GENERAL RECOMMENDATIONS HANDLING PROCEDURES FOR INTEGRATED CIRCUITS

All semiconductor devices are vulnerable, in varying degrees, to damage from the discharge of electrostatic energy. Such damage can cause performance degradation or failure, either immediate or latent. As a general practice we recommend the following handling procedures to reduce the risk of electrostatic damage.

- Remove the static-generating materials, such as untreated plastics, from all areas that handle microcircuits.
- 2. Ground all operators, equipment, and work stations.
- Transport and ship microcircuits, or products incorporating microcircuits, in static-free, shielded containers.
- Connect together all leads of each device by means of a conductive material, when the device is not connected into a circuit.
- Control relative humidity to as high a value as practical (50% is recommended).