April 2009

# FAN4800A/C, FAN4801/1S/2/2L PFC/PWM Controller Combination

### Features

SEMICONDUCTOR

- Pin-to-Pin Compatible with ML4800 and FAN4800 and CM6800 and CM6800A
- PWM Configurable for Current-Mode or Feed-Forward Voltage-Mode Operation
- Internally Synchronized Leading-Edge PFC and Trailing-Edge PWM in one IC
- Low Operating Current
- Innovative Switching-Charge Multiplier Divider
- Average-Current-Mode for Input-Current Shaping
- PFC Over-Voltage and Under-Voltage Protections
- PFC Feedback Open-Loop Protection
- Peak Current Limiting for PFC
- Cycle-by-Cycle Current Limiting for PWM
- Power-On Sequence Control and Soft-Start
- Brownout Protection
- Interleaved PFC/PWM Switching
- FAN4801/1S/2/2L Improve Efficiency at Light Load

www.DataSIteet4fgtrctite44fgtrctite44fptrcttttite44fptrctite44fptrctite44fptrctite44fptrctttttttttttttttttttt

 f<sub>RTCT</sub>=4•f<sub>PFC</sub>=2•f<sub>PWM</sub> for FAN4800C and FAN4802/2L

### **Applications**

- Desktop PC Power Supply
- Internet Server Power Supply
- LCD TV, Monitor Power Supply
- UPS
- Battery Charger
- DC Motor Power Supply
- Monitor Power Supply
- Telecom System Power Supply
- Distributed Power

### Description

The highly integrated FAN4800A/C and FAN4801/1S/2/2L are specially designed for power supplies that consist of boost PFC and PWM. They require very few external components to achieve versatile protections / compensation. They are available in 16-pin DIP and SOP packages.

The PWM can be used in either current or voltage mode. In voltage mode, feed-forward from the PFC output bus can reduce the secondary output ripple.

Compared with older productions, ML4800 and FAN4800, FAN4800A/C and FAN4801/1S/2/2L have lower operation current that save power consumption in external devices. FAN4800A/C and FAN4801/1S/2/2L have accurate 49.9% maximum duty of PWM that makes the hold-up time longer. Specifically, the brownout protection and PFC soft-start functions are not in ML4800 and FAN4800.

To start evaluating FAN4800A/C, FAN4801/1S/2/2L for replacing existing FAN4800 and ML4800 boards, five things must be done before the fine-tuning procedure:

- 1. Change  $R_{AC}$  resister from the old value to a higher resister: between  $6M\Omega$  to  $8M\Omega$ .
- 2. Change RT/CT pin from the existing values to  $R_T$ =6.8K $\Omega$  and  $C_T$ =1000pF to have f<sub>PFC</sub>=64KHz, f<sub>PWM</sub>=64KHz.
- 3. VRMS pin needs to be 1.224V at V<sub>IN</sub>=85 V<sub>AC</sub> for universal input application from line input from  $85V_{AC}$  to 270 V<sub>AC</sub>. Both poles for the V<sub>rms</sub> of FAN4801/1S/2/2L don't need to substantially slower than FAN4800; about 5 to 10 times.
- 4. At full load, the average V<sub>EA</sub> needs to ~4.5V and the ripple on the V<sub>EA</sub> needs to be less than 400mV.
- 5. Soft-Start pin, the soft-start current has been reduced to half from the FAN4800 capacitor.

### **Related Resources**

Complete design instructions are detailed in application note AN-6078SC (available in Chinese only).


•				
Part Number	Operating Temperature Range		Package	Packing Method
FAN4800ANY	-40°C to +105°C	Green	16-pin Dual In-Line Package (DIP)	Tube
FAN4800CNY	-40°C to +105°C	Green	16-pin Dual In-Line Package (DIP)	Tube
FAN4800AMY	-40°C to +105°C	Green	16-pin Small Out-Line Package (SOP)	Tape and Reel
FAN4800CMY	-40°C to +105°C	Green	16-pin Small Out-Line Package (SOP)	Tape and Reel
FAN4801NY	-40°C to +105°C	Green	16-pin Dual In-Line Package (DIP)	Tube
FAN4801SNY	-40°C to +105°C	Green	16-pin Dual In-Line Package (DIP)	Tube
FAN4802NY	-40°C to +105°C	Green	16-pin Dual In-Line Package (DIP)	Tube
FAN4802LNY	-40°C to +105°C	Green	16-pin Dual In-Line Package (DIP)	Tube
FAN4801MY	-40°C to +105°C	Green	16-pin Small Out-Line Package (SOP)	Tape and Reel
FAN4801SMY	-40°C to +105°C	Green	16-pin Small Out-Line Package (SOP)	Tape and Reel
FAN4802MY	-40°C to +105°C	Green	16-pin Small Out-Line Package (SOP)	Tape and Reel
FAN4802LMY	-40°C to +105°C	Green	16-pin Small Out-Line Package (SOP)	Tape and Reel
		•		


### **Ordering Information**


Ø For Fairchild's definition of "green" Eco Status, please visit: <u>http://www.fairchildsemi.com/company/green/rohs\_green.html</u>.


Part Number	PFC:PWM Frequency Ratio	Brown Out / In	Range In / Out
FAN4800ANY	1:1	1.05V / 1.9V	NA
FAN4800AMY	1:1	1.05V / 1.9V	NA
FAN4800CNY	1:2	1.05V / 1.9V	NA
FAN4800CMY	1:2	1.05V / 1.9V	NA
FAN4801NY	1:1	1.05V / 1.9V	1.95V / 2.45V
FAN4801SNY	1:1	1.05V / 1.9V	2.8V / 3.35V
FAN4802NY	1:2	1.05V / 1.9V	1.95V / 2.45V
FAN4802LNY	1:2	0.9V / 1.65V	1.95V / 2.45V
FAN4801MY	1:1	1.05V / 1.9V	1.95V / 2.45V
FAN4801SMY	1:1	1.05V / 1.9V	2.8V / 3.35V
FAN4802MY	1:2	1.05V / 1.9V	1.95V / 2.45V
FAN4802LMY	1:2	0.9V / 1.65V	1.95V / 2.45V


**Application Diagram** 











П

AN4800A/C, FAN4801/1S/2/2L — PFC/PWM Controller Combination

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Paramete	r		Min.	Max.	Unit
V <sub>DD</sub>	DC Supply Voltage					30	V
V <sub>H</sub>	SS, FBPWM, RAMP, OF	PWM, OPFC			-0.3	30.0	V
VL	IAC, VRMS, RT/CT, ILIN	1IT, FBPFC, V	ΈA		-0.3	7.0	V
V <sub>VREF</sub>	VREF					7.5	V
VIEA	IEA				0	V <sub>VREF</sub> +0.3	V
V <sub>N</sub>	ISENSE				-5.0	0.7	V
I <sub>AC</sub>	Input AC Current					1	mA
I <sub>REF</sub>	V <sub>REF</sub> Output Current					5	mA
I <sub>PFC-OUT</sub>	Peak PFC OUT Current, Source or Sink					0.5	А
IPWM-OUT	Peak PWM OUT Current	t, Source or S	ink			0.5	А
PD	Power Dissipation T <sub>A</sub> < 5	50°C				800	mW
Р	Thormal Desistance ( lur	action to Air)	DIP			80.80	°C/W
R <sub>⊖ j-a</sub>	Thermal Resistance (Jur	ICTION-TO-AIL)	SOP			104.10	°C/W
TJ	Operating Junction Tem	perature			-40	+125	°C
T <sub>STG</sub>	Storage Temperature Ra	ange			-55	+150	°C
TL	Lead Temperature(Solde	Lead Temperature(Soldering)				+260	°C
ESD	Electrostatic Discharge Human Body Model, JESD22-A114		22-A114		4.5	kV	
E3D	Capability	Charged De	vice Model, JES	SD22-C101		1000	V

Notes:

1. All voltage values, except differential voltage, are given with respect to GND pin.

2. Stresses beyond those listed under "absolute maximum ratings "may cause permanent damage to the device.

www.DataSheet4U.com

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>A</sub>	Operating Ambient Temperature	-40		+105	°C

# FAN4800A/C, FAN4801/1S/2/2L — PFC/PWM Controller Combination Tvp. Min. Max. Units

		t <sub>PFCD</sub>	PFC
--	--	-------------------	-----

www.D

Symbol	Parameter

**Electrical Characteristics** 

 $V_{DD}$ =15V, T<sub>A</sub>=25°C, R<sub>T</sub>=6.8k $\Omega$ , C<sub>T</sub>=1000pF unless noted operating specifications.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VDD Section						
I <sub>DD ST</sub>	Startup Current	V <sub>DD</sub> =V <sub>TH-ON</sub> -0.1V; OPFC OPWM Open		30	80	μA
I <sub>DD-OP</sub>	Operating Current	V <sub>DD</sub> =13V; OPFC OPWM Open	2.0	2.6	5.0	mA
V <sub>TH-ON</sub>	Turn-On Threshold Voltage		10	11	12	V
$\Delta V_{TH}$	Hysteresis		1.5		1.9	V
$V_{\text{DD-OVP}}$	V <sub>DD</sub> OVP		27	28	29	V
$\Delta V_{\text{DD-OVP}}$	V <sub>DD</sub> OVP Hysteresis			1		V
Oscillator						
fosc-rt/ct	RT/CT Frequency	R <sub>T</sub> =6.8kΩ, C <sub>T</sub> =1000pF	240	256	268	kHz
	PFC & PWM Frequency		60	64	67	
fosc	FAN4800C,FAN4802/02L PWM Frequency	R <sub>T</sub> =6.8kΩ, C <sub>T</sub> =1000pF	120	128	134	kH:
f <sub>DV</sub>	Voltage Stability	$11V \leqq V_{DD} \leqq 22V$			2	%
f <sub>DT</sub>	Temperature Stability	-40°C ~ +105°C			2	%
$\mathbf{f}_{TV}$	Total Variation (PFC & PWM) <sup>(3)</sup>	Line, Temperature	58		70	kH:
f <sub>RV</sub>	Ramp Voltage <sup>(3)</sup>	Valley to Peak		2.8		V
IDischarge	Discharge Current	V <sub>RAMP</sub> =0V, V <sub>RT/CT</sub> =2.5V	6.5		15	m/
<b>f</b> RANGE	Frequency Range <sup>(3)</sup>		50		75	kH
t <sub>PFCD</sub>	PFC Dead Time	R <sub>T</sub> =6.8kΩ, C <sub>T</sub> =1000pF	400	600	800	ns
VREF						
V <sub>VREF</sub>	Reference Voltage	I <sub>REF</sub> =0mA, C <sub>REF</sub> =0.1µF	7.4	7.5	7.6	V
$\Delta V_{\text{VREF1}}$	Load Regulation of Reference Voltage	$C_{REF}$ =0.1µF, I <sub>REF</sub> =0mA to 3.5mA V <sub>VDD</sub> =14V, Rise/Fall Time > 20µs		30	50	m\
heet4U.com $\Delta V_{VREF2}$	Line Regulation of Reference Voltage	$C_{REF}$ =0.1µF, V <sub>VDD</sub> =11V to 22V			25	m\
$\Delta V_{\text{VREF-DT}}^{(3)}$	Temperature Stability	-40°C ~ +105°C		0.4	0.5	%
$\Delta V_{\text{VREF-TV}}^{(3)}$	Total Variation	Line, Load, Temp	7.35		7.65	V
$\Delta V_{VREF-LS}^{(3)}$	Long-Term Stability	T <sub>J</sub> =125°C, 0 ~ 1000HRs	5		25	m\
I <sub>REF-MAX</sub> .	Maximum Current	V <sub>VREF</sub> > 7.35V	5		· · · · ·	m/
los <sup>(3)</sup>	Output Short Circuit			25		m/
PFC OVP Co	mparator		•			
V <sub>PFC-OVP</sub>	Over-Voltage Protection		2.70	2.75	2.80	V
$\Delta V_{\text{PFC-OVP}}$	PFC OVP Hysteresis		200	250	300	m\
Low-Power I	Detect Comparator					
VEAOFF	VEA Voltage OFF OPFC		0.2	0.3	0.4	V
V <sub>IN</sub> OK Comp	barator			1		<u>.                                    </u>
V <sub>RD-FBPFC</sub>	Voltage Level on FBPFC to Enable OPWM During Startup		2.3	2.4	2.5	v
$\Delta V_{RD-FBPFC}$	Hysteresis		1.15	1.25	1.35	V

### Electrical Characteristics (Continued)

 $V_{DD}$ =15V, T<sub>A</sub>=25°C, R<sub>T</sub>=6.8k $\Omega$ , C<sub>T</sub>=1000pF unless noted operating specifications.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Voltage Erro	or Amplifier	•				
FBPFC	Input Voltage Range <sup>(3)</sup>		0		6	V
V <sub>ref</sub>	Reference Voltage	at T=25°C	2.45	2.50	2.55	V
Av	Open-Loop Gain <sup>(3)</sup>		35	42		dB
Gmv	Transconductance	V <sub>NONINV</sub> =V <sub>INV</sub> , V <sub>VEA</sub> =3.75V at T=25°C	50	70	90	µmho
I <sub>FBPFC-L</sub>	Maximum Source Current	V <sub>FBPFC</sub> =2V, V <sub>VEA</sub> =1.5V	40	50		μA
I <sub>FBPFC-H</sub>	Maximum Sink Current	V <sub>FBPFC</sub> =3V, V <sub>VEA</sub> =6V		-50	-40	μA
I <sub>BS</sub>	Input Bias Current		-1		1	μA
$V_{VEA-H}$	Output High Voltage on VVEA		5.8	6.0		V
V <sub>VEA-L</sub>	Output Low Voltage on VVEA			0.1	0.4	V
Current Erro	or Amplifier		•	•		•
VISENSE	Input Voltage Range (ISENSE Pin) <sup>(3)</sup>		-1.5		0.7	V
Gmı	Transconductance	V <sub>NONINV</sub> =V <sub>INV</sub> , V <sub>IEA</sub> =3.75V	78	88	100	µmho
VOFFSET	Input Offset Voltage	V <sub>VEA</sub> =0V, IAC Open	-10		10	mV
V <sub>IEA-H</sub>	Output High Voltage		6.8	7.4	8.0	V
VIEA-L	Output Low Voltage			0.1	0.4	V
١L	Source Current	V <sub>ISENSE</sub> =-0.6V, V <sub>IEA</sub> =1.5V	35	50		μA
Iн	Sink Current	VISENSE=+0.6V, VIEA=4.0V		-50	-35	μA
A	Open-Loop Gain <sup>(3)</sup>		40	50		dB
Tri-Fault De	tect					
tfbpfc_open	Time to FBPFC Open <sup>(3)</sup>	V <sub>FBPFC</sub> =V <sub>PFC-UVP</sub> to FBPFC OPEN, 470pF from FBPFC to GND		2	4	ms
Sheet4U.com VPFC-UVP	PFC Feedback Under- Voltage Protection		0.4	0.5	0.6	v
Gain Modula	ator	•	1	•		
I <sub>AC</sub>	Input for AC Current <sup>(3)</sup>	Multiplier Linear Range	0		100	μA
		I <sub>AC</sub> =17.67μA, V <sub>RMS</sub> =1.080V V <sub>FBPFC</sub> =2.25V, at T=25°C	7.50	9.00	10.50	
		I <sub>AC</sub> =20µA, V <sub>RMS</sub> =1.224V V <sub>FBPFC</sub> =2.25V, at T=25°C	6.30	7.00	7.70	
GAIN	GAIN Modulator <sup>(4)</sup>	I <sub>AC</sub> =25.69μA, V <sub>RMS</sub> =1.585V V <sub>FBPFC</sub> =2.25V, at T=25°C	3.80	4.20	4.60	5
		I <sub>AC</sub> =51.62µA, V <sub>RMS</sub> =3.169V V <sub>FBPFC</sub> =2.25V, at T=25°C	0.95	1.05	1.16	Y
		I <sub>AC</sub> =62.23μA, V <sub>RMS</sub> =3.803V V <sub>FBPFC</sub> =2.25V, at T=25°C	0.66	0.73	0.80	
BW	Bandwidth <sup>(3)</sup>	I <sub>AC</sub> =40µA		2		kHz
V <sub>o(gm)</sub>	Output Voltage=5.7kΩ × (I <sub>SENSE</sub> -I <sub>OFFSET</sub> ) <sup>(3)</sup>	I <sub>AC</sub> =20µA, V <sub>RMS</sub> =1.224V V <sub>FBPFC</sub> =2.25V, at T=25°C	0.74	0.82	0.90	V

www.D

### Electrical Characteristics (Continued) $V_{DD}$ =15V, T<sub>A</sub>=25°C, R<sub>T</sub>=6.8k $\Omega$ , C<sub>T</sub>=1000pF unless noted operating specifications. Units Symbol Parameter Conditions Min. Typ. Max. **PFC ILIMIT Comparator** Peak Current Limit Threshold Voltage, -1.25 -1.15 -1.05 V VPFC-ILIMIT Cycle-by-Cycle Limit PFC ILIMIT-Gain I<sub>AC</sub>=17.67µA, V<sub>RMS</sub>=1.08V 200 mV $\Delta V_{pk}$ V<sub>FBPFC</sub>=2.25V, at T=25°C Modulator Output **PFC Output Driver** Gate Output Clamping V<sub>GATE-CLAMP</sub> V<sub>DD</sub>=22V 13 15 17 V Voltage V<sub>DD</sub>=15V; I<sub>O</sub>=100mA V Gate Low Voltage 1.5 VGATE-L Gate High Voltage V<sub>DD</sub>=13V; I<sub>O</sub>=100mA V VGATE-H 8 tr Gate Rising Time V<sub>DD</sub>=15V; C<sub>L</sub>=4.7nF; O/P=2V to 9V 40 70 120 ns tf Gate Falling Time V<sub>DD</sub>=15V; C<sub>L</sub>=4.7nF; O/P=9V to 2V 40 60 110 ns D<sub>PFC-MAX</sub> Maximum Duty Cycle VIEA<1.2V 94 97 % D<sub>PFC-MIN</sub> Minimum Duty Cycle V<sub>IEA</sub>>4.5V 0 % **Brown Out** FAN4800A/C, FAN4801/1S/2 1.00 1.05 1.10 V **V**<sub>RMS-UVP</sub> V<sub>RMS</sub> Threshold Low FAN4802L 0.85 0.90 0.95 V FAN4800A/C, FAN4801/1S/2 1.85 1.90 1.95 V V<sub>RMS</sub> Threshold High V<sub>RMS-UVP</sub> FAN4802L 1.70 V 1.60 1.65 FAN4800A/C, FAN4801/1S/2 750 850 950 mV Hysteresis $\Delta V_{RMS-UVP}$ FAN4802L 650 750 850 mV Under-Voltage 340 410 480 ms tUVP Protection Delay Time Soft-Start www.DataSheet4iss-MAX Maximum Voltage V<sub>DD</sub>=15V 9.5 10.0 10.5 V Soft-Start Current lss 10 uА **PWM ILIMIT Comparator** Threshold Voltage 0.95 1.00 1.05 V V<sub>PWM-ILIMIT</sub> Delay to Output t<sub>PD</sub> 250 ns Leading-Edge Blanking 170 250 350 ns t<sub>PWM-Bnk</sub> Time Range (FAN4801/1S/2/2L) RMS AC Voltage LOW When V<sub>RMS</sub>=1.95V at 132V<sub>RMS</sub> 1.90 V V<sub>RMS-L</sub> 1.95 2.00 V V<sub>RMS-H</sub> **RMS AC Voltage HIGH** When V<sub>RMS</sub>=2.45V at 150V<sub>RMS</sub> 2.40 2.45 2.50 1.95 VEA LOW 1.90 2.00 When V<sub>VEA</sub>=1.95V at 30% Loading, $V_{\mathsf{EA-L}}$ V When VVEA=2.80V at 60% Loading VEA LOW (FAN4801S) 2.75 2.80 2.85 **VEA HIGH** 2.40 2.45 2.50 When VVEA=2.45V at 40% Loading, $V_{EA-H}$ V When VVEA=3.35V at 70% Loading VEA HIGH (FAN4801S) 3.30 3.35 3.40 FBPFC Two-Level Current 18 22 I<sub>tc</sub> **Two-Level Current** 20 μA

### Electrical Characteristics (Continued)

 $V_{DD}$ =15V, T<sub>A</sub>=25°C, R<sub>T</sub>=6.8k $\Omega$ , C<sub>T</sub>=1000pF unless noted operating specifications.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units		
PWM Output Driver								
VGATE-CLAMP	Gate Output Clamping Voltage	V <sub>DD</sub> =22V	13	15	17	V		
$V_{GATE-L}$	Gate Low Voltage	V <sub>DD</sub> =15V; I <sub>O</sub> =100mA			1.5	V		
$V_{GATE-H}$	Gate High Voltage	V <sub>DD</sub> =13V; I <sub>O</sub> =100mA	8			V		
tr	Gate Rising Time	V <sub>DD</sub> =15V; C <sub>L</sub> =4.7nF	30	60	120	ns		
t <sub>f</sub>	Gate Falling Time	V <sub>DD</sub> =15V; C <sub>L</sub> =4.7nF	30	50	110	ns		
D <sub>PWM-MAX</sub>	Maximum Duty Cycle		49.0	49.5	50.0	%		
V <sub>PWM-LS</sub>	PWM Comparator Level Shift		1.3	1.5	1.8	V		

Notes:


3.

This parameter, although guaranteed by design, is not 100% production tested. Gain=K × 5.3 ×  $(V_{RMS}^2)^{-1}$ ; K=( $I_{SENSE} - I_{OFFSET}$ ) ×  $[I_{AC} × (V_{EA} - 0.7V)]^{-1}$ ;  $V_{EA (MAX.)}$ =5.6V. 4.


www.DataSheet4U.com




© 2008 Fairchild Semiconductor Corporation FAN4800A/C, FAN4801/1S/2/2L • Rev. 1.0.2




© 2008 Fairchild Semiconductor Corporation FAN4800A/C, FAN4801/1S/2/2L • Rev. 1.0.2



© 2008 Fairchild Semiconductor Corporation FAN4800A/C, FAN4801/1S/2/2L • Rev. 1.0.2





### **Functional Description**

The FAN4800A/C and FAN4801/1S/2/2L consist of an average current controlled, continuous boost Power Factor Correction (PFC) front-end and a synchronized Pulse Width Modulator (PWM) back-end. The PWM can be used in current or voltage mode. In voltage mode, feed forward from the PFC output bus can be used to improve the line regulation of PWM. In either mode, the PWM stage uses conventional trailing-edge, duty-cycle modulation. This proprietary leading/trailing edge modulation results in a higher usable PFC error amplifier bandwidth and can significantly reduce the size of the PFC DC bus capacitor.

The synchronization of the PWM with the PFC simplifies the PWM compensation due to the controlled ripple on the PFC output capacitor (the PWM input capacitor). The PWM section of the FAN4800A, FAN4801/1S operates at the same frequency as the PFC; and FAN4800C, FAN4802/2L operates at double with PFC.

In addition to power factor correction, a number of protection features are built into this series. They include soft-start, PFC over-voltage protection, peak current limiting, brownout protection, duty cycle limiting, and under-voltage lockout (UVLO).

### **Gain Modulator**

The gain modulator is the heart of the PFC, as the circuit block controls the response of the current loop to line voltage waveform and frequency, RMS line voltage, and PFC output voltages. There are three inputs to the gain modulator:

- A current representing the instantaneous input voltage (amplitude and wave shape) to the PFC. The rectified AC input sine wave is converted to a proportional current via a resistor and is fed into the gain modulator at IAC. Sampling current in this way
- www.DataShee minimizes ground noise, required in high-power, switching-power conversion environments. The gain modulator responds linearly to this current.
  - 2. A voltage proportional to the long-term RMS AC line voltage, derived from the rectified line voltage after scaling and filtering. This signal is presented to the gain modulator at VRMS. The output of the gain modulator is inversely proportional to V<sub>RMS</sub> (except at unusually low values of V<sub>RMS</sub>, where special gain contouring takes over to limit power dissipation of the circuit components under brownout conditions).
  - 3. The output of the voltage error amplifier, V<sub>EA</sub>. The gain modulator responds linearly to variations in this voltage.

The output of the gain modulator is a current signal, in the form of a full wave rectified sinusoid at twice the line frequency. This current is applied to the virtual ground (negative) input of the current error amplifier. In this way, the gain modulator forms the reference for the current error loop and ultimately controls the instantaneous current draw of the PFC from the power line. The general form of the output of the gain modulator is:

$$I_{GAINMOD} = \frac{I_{AC} \times (V_{EA} - 0.7)}{V_{RMS}^{2}} \times K$$
(1)

Note that the output current of the gain modulator is limited around  $159\mu$ A and the maximum output voltage of the gain modulator is limited to  $159\mu$ A x 5.7K=0.906V. This 0.906V also determines the maximum input power.

However,  $I_{GAINMOD}$  cannot be measured directly from  $I_{SENSE}$ .  $I_{SENSE}=I_{GAINMOD} - I_{OFFSET}$  and  $I_{OFFSET}$  can only be measured when  $V_{EA}$  is less than 0.5V and  $I_{GAINMOD}$  is 0A. Typical IOFFSET is around  $31\mu A \sim 48\mu A$ .

### Selecting R<sub>AC</sub> for IAC Pin

The IAC pin is the input of the gain modulator and also a current mirror input and requires current input. Selecting a proper resistor  $R_{AC}$  provides a good sine wave current derived from the line voltage and helps program the maximum input power and minimum input line voltage.  $R_{AC}$ =V<sub>IN</sub> peak x 56K $\Omega$ . For example, if the minimum line voltage is 75V<sub>AC</sub>, the  $R_{AC}$ =75 x 1.414 x 56K $\Omega$ =6M $\Omega$ .

### **Current Amplifier Error, IEA**

The current error amplifier's output controls the PFC duty cycle to keep the average current through the boost inductor a linear function of the line voltage. At the inverting input to the current error amplifier, the output current of the gain modulator is summed with a current, which results in a negative voltage being impressed upon the ISENSE pin.

The negative voltage on ISENSE represents the sum of all currents flowing in the PFC circuit and is typically derived from a current sense resistor in series with the negative terminal of the input bridge rectifier.

The inverting input of the current error amplifier is a virtual ground. Given this fact, and the arrangement of the duty cycle modulator polarities internal to the PFC, an increase in positive current from the gain modulator causes the output stage to increase its duty cycle until the voltage on ISENSE is adequately negative to cancel this increased current. Similarly, if the gain modulator's output decreases, the output duty cycle decreases to achieve a less negative voltage on the ISENSE pin.

### PFC Cycle-By-Cycle Current Limiter

As well as being a part of the current feedback loop, the ISENSE pin is a direct input to the cycle-by-cycle current limiter for the PFC section. If the input voltage at this pin is less than -1.15V, the output of the PFC is disabled until the protection flip-flop is reset by the clock pulse at the start of the next PFC power cycle.

П

### TriFault Detect™

To improve power supply reliability, reduce system component count, and simplify compliance to UL 1950 safety standards, the FAN4800A/C, FAN4801/1S/2/2L includes TriFault Detect. This feature monitors FBPFC for certain PFC fault conditions.

In a feedback path failure, the output of the PFC could exceed safe operating limits. With such a failure, FBPFC exceeds its normal operating area. Should FBPFC go too LOW, too HIGH, or OPEN, TriFault Detect senses the error and terminates the PFC output drive.

TriFault detect is an entirely internal circuit. It requires no external components to serve its protective function.

### **PFC Over-Voltage Protection**

In the FAN4800A/C, FAN4801/1S/2/2L, the PFC OVP comparator serves to protect the power circuit from being subjected to excessive voltages if the load changes suddenly. A resistor divider from the high-voltage DC output of the PFC is fed to FBPFC. When the voltage on FBPFC exceeds 2.75V, the PFC output driver is shut down. The PWM section continues to operate. The OVP comparator has 250mV of hysteresis and the PFC does not restart until the voltage at FBPFC drops below 2.50V. V<sub>DD</sub> OVP can also serve as a redundant PFC OVP protection. V<sub>DD</sub> OVP threshold is 28V with 1V hysteresis.

## Selecting PFC R<sub>sense</sub>

 $R_{\text{SENSE}}$  is the sensing resistor of the PFC boost converter. During the steady state, line input current x  $R_{\text{SENSE}}$  equals  $I_{\text{GAINMOD}} \ x \ 5.7 \text{K} \Omega.$ 

At full load, the average  $V_{EA}$  needs to around 4.5V and ripple on the  $V_{EA}$  needs to be less than 400mV. Choose the resistance of the sensing resistor:

www.DataSheet4U.con(4.5 – 0.7)×5.7K
$$\Omega$$
×I<sub>AC</sub>×Gain×V<sub>IN</sub>× $\sqrt{2}$   
RSENSE =

 $2 \times (5.6 - 0.7) \times Line Input Power$ where 5.6 is V<sub>EA</sub> maximum output.

### PFC Soft-Start

PFC startup is controlled by V<sub>EA</sub> level. Before FBPFC voltage reaches 2.4V, the V<sub>EA</sub> level is around 2.8V. At  $90V_{AC}$ , the PFC soft-start time is 90ms.

### **PFC Brownout**

The AC UVP comparator monitors the AC input voltage. The FAN4800A/C, FAN4801/1S/2 disables OPFC when the VRMS is less than 1.05V and continues 500ms. The VRMS threshold low voltage of FAN4802L is 0.9V, which is different from the FAN4802.


### **Error Amplifier Compensation**

The PWM loading of the PFC can be modeled as a negative resistor because an increase in the input voltage to the PWM causes a decrease in the input current. This response dictates the proper compensation of the two transconductance error amplifiers. Figure 45 shows the types of compensation networks most commonly used for the voltage and current error amplifiers, along with their respective return points. The current-loop compensation is returned to V<sub>REF</sub> to produce a soft-start characteristic on the PFC: As the reference voltage increases from 0V, it creates a differentiated voltage on I<sub>EA</sub>, which prevents the PFC from immediately demanding a full duty cycle on its boost converter. Complete design is referred in application note AN-6078SC.

There is an RC filter between  $R_{\text{SENSE}}$  and ISENSE pin. There are two reasons to add a filter at the ISENSE pin:

- 1. Protection: During startup or inrush current conditions, there is a large voltage across  $R_{SENSE}$ , which is the sensing resistor of the PFC boost converter. It requires the  $I_{SENSE}$  filter to attenuate the energy.
- 2. To reduce L, the boost inductor: The  $I_{SENSE}$  filter also can reduce the boost inductor value since the  $I_{SENSE}$  filter behaves like an integrator before the ISENSE pin, which is the input of the current error amplifier,  $I_{EA}$ .

The I<sub>SENSE</sub> filter is an RC filter. The resistor value of the I<sub>SENSE</sub> filter is between 100 $\Omega$  and 50 $\Omega$  because I<sub>OFFSET</sub> x R<sub>FILTER</sub> can generate a negative offset voltage of IEA. Selecting an R<sub>FILTER</sub> equal to 50 $\Omega$  keeps the offset of the I<sub>EA</sub> less than 3mV. Design the pole of I<sub>SENSE</sub> filter at f<sub>PFC</sub>/6, one sixth of the PFC switching frequency, so the boost inductor can be reduced six times without disturbing the stability. The capacitor of the I<sub>SENSE</sub> filter, C<sub>FILTER</sub>, is approximately 100nF.





(2)

### **Two-Level PFC Function**

To improve the efficiency, the system can reduce PFC switching loss at low line and light load by reducing the PFC output voltage. The two-level PFC output of FAN4801/1S/2/2L can be programmable.

As Figure 46 shows, FAN4801/1S/2/2L detect VEA pin and VRMS pin to determine the system operates low line and light load or not. At the second-level PFC, there is a current of  $20\mu$ A through R<sub>F2</sub> from FBPFC pin. So the second-level PFC output voltage can be calculated as.

$$Output \cong \frac{R_{F1} + R_{F2}}{R_{F2}} \times (2.5V - 20\mu A \times R_{F2})$$
(3)

For example, if the second-level PFC output voltage is expected as 300V and normal voltage is 387V, according to the equation,  $R_{F2}$  is  $28k\Omega R_{F1}$  is  $4.3M\Omega$ .

The programmable range of second level PFC output voltage is  $340V \sim 300V$ .




Figure 46. Two-Level PFC Scheme

### Oscillator (R<sub>T</sub>/C<sub>T</sub>)

www.D

The oscillator frequency is determined by the values of  $R_T$  and  $C_T$ , which determine the ramp and off-time of the oscillator output clock:

$$f_{RT/CT} = \frac{1}{t_{RT/CT} + t_{DEAD}}$$
(4)

The dead time of the oscillator is derived from the following equation:

$$t_{RT/CT} = C_T \times R_T \times ln\left(\frac{V_{REF} - 1}{V_{REF} - 3.8}\right)$$
(5)

at  $V_{REF}$ =7.5V and  $t_{RT/CT}$ =C<sub>T</sub> x R<sub>T</sub> x 0.56.

The dead time of the oscillator is determined using:

$$t_{DEAD} = \frac{2.8V}{7.78mA} \times C_T = 360 \times C_T \tag{6}$$

The dead time is so small  $(t_{\text{RT/CT}} >> t_{\text{DEAD}})$  that the operating frequency can typically be approximated by:

$$f_{RT/CT} = \frac{1}{t_{RT/CT}}$$
(7)

### Pulse Width Modulator (PWM)

The operation of the PWM section is straightforward, but there are several points that should be noted. Foremost among these is the inherent synchronization of PWM with the PFC section of the device, from which it also derives its basic timing. The PWM is capable of current-mode or voltage-mode operation. In currentmode applications, the PWM ramp (RAMP) is usually derived directly from a current sensing resistor or current transformer in the primary of the output stage. It is thereby representative of the current flowing in the converter's output stage. ILIMIT, which provides cycle-bycycle current limiting, is typically connected to RAMP in such applications. For voltage-mode operation and certain specialized applications, RAMP can be connected to a separate RC timing network to generate a voltage ramp against which FBPWM is compared. Under these conditions, the use of voltage feed-forward from the PFC bus can assist in line regulation accuracy and response. As in current-mode operation, the ILIMIT input is used for output stage over-current protection. No voltage error amplifier is included in the PWM stage, as this function is generally performed on the output side of the PWM's isolation boundary. To facilitate the design of opto-coupler feedback circuitry, an offset has been built into the PWM's RAMP input that allows FBPWM to command a 0% duty cycle for input voltages below typical 1.5V.

### **PWM Cycle-By-Cycle Current Limiter**

The ILIMIT pin is a direct input to the cycle-by-cycle current limiter for the PWM section. Should the input voltage at this pin ever exceed 1V, the output flip-flop is reset by the clock pulse at the start of the next PWM power cycle. When the  $I_{\text{LIMIT}}$  triggers the cycle-by-cycle bi-cycle current, it limits the PWM duty cycle mode and the power dissipation is reduced during the dead-short condition.

### **VIN OK Comparator**

The V<sub>IN</sub> OK comparator monitors the DC output of the PFC and inhibits the PWM if the voltage on FBPFC is less than its nominal 2.4V. Once the voltage reaches 2.4V, which corresponds to the PFC output capacitor being charged to its rated boost voltage, the soft-start begins.

### **PWM Soft-Start (SS)**

PWM startup is controlled by selection of the external capacitor at soft-start. A current source of  $10\mu$ A supplies the charging current for the capacitor and startup of the PWM begins at 1.5V.

### **PWM Control (RAMP)**

When the PWM section is used in current mode, RAMP is generally used as the sampling point for a voltage, representing the current in the primary of the PWM's output transformer. The voltage is derived either from a current sensing resistor or a current transformer. In voltage mode, RAMP is the input for a ramp voltage generated by a second set of timing components (R<sub>RAMP</sub>, C<sub>RAMP</sub>) that have a minimum value of 0V and a peak value of approximately 6V. In voltage mode, feed forward from the PFC output bus is an excellent way to derive the timing ramp for the PWM stage.

### Generating V<sub>DD</sub>


After turning on the FAN4800A/C, FAN4801/1S/2/2L at 11V, the operating voltage can vary from 9.3V to 28V. The threshold voltage of the  $V_{DD}$  OVP comparator is 28V and its hysteresis is 1V. When  $V_{DD}$  reaches 28V, OPFC is LOW, and the PWM section is not disturbed. There are two ways to generate  $V_{DD}$ : use auxiliary power supply around 15V or use bootstrap winding to self-bias the FAN4800A/C, FAN4801/1S/2/2L system. The bootstrap winding can be taped from the PFC boost choke or the transformer of the DC-to-DC stage.

### Leading/Trailing Modulation


Conventional PWM techniques employ trailing-edge modulation, in which the switch turns on right after the trailing edge of the system clock. The error amplifier output is then compared with the modulating ramp up. The effective duty cycle of the trailing edge modulation is determined during the on-time of the switch.

In the case of leading-edge modulation, the switch is turned off exactly at the leading edge of the system clock. When the modulating ramp reaches the level of the error amplifier output voltage, the switch is turned on. The effective duty-cycle of the leading-edge modulation is determined during off-time of the switch.

www.DataSheet4U.com



П



Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

П

