

CMOS PHASE-LOCKED LOOPS

FEATURES


- Very low power consumption 70 μW (typ)
 @ f_o = 10kHz, 5Vdc
- Operating frequency range (no offset) —
 Up to 3MHz (typ) @ 10Vdc (4046B)
 Up to 4MHz (typ) @ 10Vdc (4446B)
- Low frequency drift 0.04%/°C (typ) @ 10Vdc
- ♦ Choice of two phase comparators:
 - 1. Exclusive-OR network
 - 2. Edge-controlled memory network with phase-pulse output for lock indication
- VCO Inhibit control for ON-OFF keying and ultra-low standby power consumption
- ♦ High VCO linearity 1% (typ)
- Source-follower output of VCO control input (Demodulator Output)
- ◆ Zener Diode to assist Supply Regulation

APPLICATIONS

- FM demodulator and modulator
- ◆ Frequency synthesis and multiplication
- Frequency discriminator
- Data synchronization
- ♦ Voltage-to-trequency conversion
- Tone decoding
- ♦ FSK-Modems
- ♦ Signal conditioning

DESCRIPTION

4046B and 4446B phase-locked loops contain two phase comparators, a voltagecontrolled oscillator (VCO), source follower, and zener diode. The comparators have two common inputs. The Signal input can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator I (an exclusive OR gate) provides a digital error signal PCI_{out}, and maintains 90° phase shift at the center frequency between Signal and Comparator inputs (both at 50% duty cycle). Phase comparator II (with leading edge sensing logic) provides digital error signals PCIIout and Phase Pulses, and maintains a 0° phase shift between input signals (duty cycle is immaterial). The linear VCO produces an output signal VCO out whose frequency is determined by the voltage of input VCOin and the capacitor and resistors connected to pins C1A, C1B, R1, and R2. The source follower output, Demod Out, with an external resistor is used where the VCO_{in} signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation.



RECOMMENDED OPERATING CONDITIONS

For maximum reliability:

DC Supply Voltage V_{DD} - V_{SS} 3 to 15 Vdc Operating Temperature T_A C, D, F, H Device -55 to +125 °C E Device -40 to +85 °C

BLOCK DIAGRAM




Fig. 1

VCO SECTION

The VCO requires one external capacitor (C1) and one to two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance ($10^{12}\Omega$) of the VCO simplifies the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULA-

TOR OUTPUT). If this terminal is used, a load resistor (Rs) of $50 \mathrm{k}\Omega$ or more should be connected from this terminal to Vss. If unused, this terminal should be left open. The VCO can be connected directly or through frequency dividers to the comparator input of the phase comparators. A full CMOS logic swing is available at the output of the VCO. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

PHASE COMPARATORS

The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within CMOS logic levels [logic "0" \leq 30% (V_{DD}-V_{SS}), logic "1" \geq 70% (V_{DD}-V_{SS})]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input.

Phase comparator I is an exclusive-OR network; it operates analogously to an over-driven balanced mixer. To maximize the lock range, the signal and comparator-input frequencies must have a 50% duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to $V_{\rm DD}/2$. The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency ($f_{\rm D}$).

The frequency range of input signals on which the PLL will lock, if it was initially out of lock, is defined as the frequency capture range $(2f_c)$.

The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range (2f_L). The capture range can not exceed the lock range.

With phase comparator I, the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal.

One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between 0° and 180°, and is 90° at the center frequency. Figure 2 shows the (typical) triangular phase-to-output response characteristic of phase-comparator I. Typical waveforms for a CMOS phase-locked-loop employing phase comparator I in locked condition is shown in Figure 3.




Fig. 2 — Phase-comparator I characteristics at low-pass filter output.




Fig. 3 — Typical waveforms employing phase comparator I in locked condition




Fig. 4 - Typical waveforms employing phase comparator ${f I}$ in locked condition.

Phase-comparator ${\rm I\hspace{-.1em}I}$ is an edge-controlled digital memory network. It consists of several flip-flop stages, control gating, and a three state output circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON, they pull the output up to VDD or down to VSS, respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the comparator input lags the signal in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point, both p- and n-type output drivers remain OFF. Thus, the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover, the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the p- and n-type output drivers are OFF for most of the signal input cycle.

It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Figure 4 shows typical waveforms for a CMOS PLL employing phase comparator II in a locked condition.

DESIGN INFORMATION

This information is a guide for approximating the values of external components for the 4046B and 4446B in a Phase-Locked Loop system. The selected external components must be within the following ranges:

R1, R2 \geq 2k Ω , R_S \geq 10k Ω C1 \geq 15pF

In addition to the given design information refer to Figure 5 for R1, R2, and C1 component selections.

	USING PHASE	COMPARATORI	USING PHASE COMPARATOR II				
CHARACTERISTICS	VCO WITHOUT OFFSET	VCO WITH OFFSET	VCO WITHOUT OFFSET	VCO WITH OFFSET			
VCO Frequency	MAX 10 21L 1 MIN VDD/2 VDD VCO INPUT VOLTAGE	MAX MIN VDO'2 VDO VCO INPUT VOLTAGE	MAX 21L 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MAX 21L VDD/2 VDD VCO INPUT VOLTAGE			
For No Signal Input	VCO in PLL system will ac	djust to center frequency, fo	VCO in PLL to lowest ope	system will adjust erating frequency, f _{min}			
Frequency Lock Range,2f		2 f _L = full VCO 2 f _L = f _{max} -f _m	frequency range				
Frequency Capture Range, 2f _C	71 •R3C2C2	$2 f_{C} \approx \frac{1}{\pi} \sqrt{\frac{2\pi t_{L}}{\tau 1}}$					
Loop Filter Component Selection	IN R3 OUT	For 2 f _C , see Ref.	fc = fL				
Phase Angle between Signal and Comparator	90 ^o at center frequency (1 180 ^o at ends of lock range	f _o), approximating 0 ^o and e (2f _L)	Always	0 ⁰ in lock			
Locks on Harmonics of Center Frequency	Y	´es	No				
Signal Input Noise Rejection	Hi	gh	Low				
VCO Component Selection	- Given: f ₀ - Use f ₀ with Fig.5a to determine R1 and C1	- Given: fo and fto - Calculate fmin from the equation fmin = fo - fto - fto - fto - fto - fmin from the equation fmin = fo - fto -	Given: f _{max} Calculate f _o from the equation $f_o = \frac{f_{max}}{2}$ Use f _o with Fig.5a to determine R1 and C1	- Given: f _{min} & f _{max} - Use f _{min} with Fig.5b to determine R2andC1 - Calculate f _{min} - Use f _{min} with Fig.5c to determine ratio R2/R1 to obtain R1			

REF, G. S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.

ELECTRICAL CHARACTERISTICS 1

PARAMETER		V _{DD}		T _{LOW} ²		+25°C			T _{HIGH} ²		Units
		(Vdc)		Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	IDD	5 10 15	Inhibit = V _{DD} Signal Input = V _{DD}	- - -	5 10 20	- - -	0.05 0.01 0.2	5 10 20	_ _ 	150 300 600	μAdc
TOTAL POWER DISSIPATION	P _T	5 10 15	$\begin{aligned} & \text{Inh} = \text{V}_{\text{SS}}, \\ & \text{VCO}_{\text{IN}} = \frac{\text{V}_{\text{DD}}}{\text{C}} \\ & \text{f}_{\text{o}} = 10\text{k}\text{Hz}, \\ & \text{C}_{\text{L}} = 15\text{pF} \\ & \text{R}1 = 1\text{M}\Omega, \\ & \text{R}2 = \text{R}_{\text{S}} = \infty \end{aligned}$				0.07 0.6 2.4	_ _ _ _		_ _ _	mW

NOTES: ¹ Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

² T_{LOW} = -55°C for C, D, F, H device.

= -40°C for E device.

T_{HIGH} = +125°C for C, D, F, H device.

= + 85°C for E device.

PARAMETER		CONDITIONS				25°C			UNIT
					V _{DD}	Min.	Тур.	Max.	L
VCO SECTION		•				· · · · · · · · · · · · · · · · · · ·	· 		
MAXIMUM OPERATING FREQUENCY 4046B	f _{max}		R1	C1					-
		R2 = ∞ VCO _{IN} = V _{DD}	10k	50pF	5 10 15	0.5 1.0 1.3	0.8 1.5 1.9	_ _ _	MHz
			5k	50pF	5 10 15	0.6 1.4 1.8	1.0 2.1 2.7	-	MHz
			2k	50pF	5 10 15	- - -	1.3 2.9 3.8	- - -	MHz
4446B		R2 = ∞ VCO _{IN} = V _{DD}	R1 10k	C1 50pF	5 10 15	0.7 1.3 1.9	1.0 2.0 2.8	- - -	MHz
			5k	50pF	5 10 15	0.9 1.9 2.6	1.3 2.9 3.9	- - -	MHz
			2k	50pF	5 10 15	-	1.8 3.9 5.4	- - -	MHz
LINEARITY		R2 = ∞ VCO _{IN} = 2.5±	0.3V,		5	_	1	_	%
		R1≥10kΩ VCO _{IN} = 5.0± R1≥400kΩ	2		10	_	1	_	
		VCO _{IN} = 7.5± R1≥1MΩ	5.0V,		15		1		

ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER		CONDITIONS	1 ,,				
		CONDITIONS	V _{DD}	Min.	Тур.	Max.	UNI
VCO SECTION (Contin	ued)						
TEMPERATURE- FREQUENCY STABILITY No Offset		R2 = ∞	5 10	_	0.12-0.24	_	%/°C
		, , , , , , , , , , , , , , , , , , , ,	15	-	0.04-0.08 0.015-0.03		
With Offset		R2≤ 10X R1	5 10 15	_ _ _	0.06-0.12 0.05-0.1 0.03-0.06	_ _ _	%/°C
INPUT RESISTANCE (VCO _{IN})	R _{IN}		5, 10, 15	_	10 ⁶		МΩ
OUTPUT DUTY CYCLE		All valid input combinations and voltages		_	50		%
OUTPUT TRANSITION TIME	TEH, CIHI	C _L = 50pF	5 10 15	- - -	100 50 40	200 100 80	ns
PHASE COMPARATOR	S						L
INPUT RESISTANCE Signal Input	RIN		5 10 15	1 0.2 0.1	3 0.7 0.3	_ _ _	MΩ
Comparator Input	R _{IN}		5, 10, 15	_	10 ⁶	_	МΩ
AC-COUPLED INPUT SENSITIVITY Signal Input	V _{IN}		5 10 15	_ _ _	200 400 700	400 800 1400	m∨
OUTPUT TRANSITION						1,100	
PCI, PCII Outputs	t _{TLH} , t _{THL}	C _L = 50pF	5 10 15	_ _ 	100 50 40	200 100 80	ns
Phase Pulses Output	t _{TLH} , t _{THL}		5 10 15	- - -	130 65 50	260 130 100	ns
DEMODULATOR OUTP	UT		*				
DFFSET VOLTAGE	VCO _{IN} · V _{DEM}	R _s ≥50kΩ	5 10 15	- -	1.4 1.6 1.8	2.2 2.2 2.2	Vdc
INEARITY	8	$R_S > 50k \Omega$ $VCO_{IN} = 2.5 \pm 0.3V$ $VCO_{IN} = 5.0 \pm 2.5V$ $VCO_{IN} = 7.5 \pm 5.0V$	5 10 15	1 1	0.1 0.6 0.8	_ _ _	%
ENER DIODE	-0				0.0		 -
ENER VOLTAGE	Vz	I _Z = 50μA	- 1	6.3	7.0	7.7	v
YNAMIC ESISTANCE	Rz	Iz = 1mA	- 1	_	100	- 1	Ω




Fig. 5 (a) Typical center frequency (f_o) vs C1 (R2 = ∞ , VCO_{IN} = $\frac{V_{DD}}{2}$, T_A = 25°C)




Fig. 5 (b) Typical frequency offset vs C1 (VCO_{IN} = V_{SS} , T_A = 25°C)





Fig. 5 (c) Typical f_{max}/f_{min} vs R2/R1



at center frequency vs R1.




Fig. 6 (b) - Typical VCO power dissipation at f_{min} vs R2.




Fig. 6 (c) - Typical source follower power dissipation vs R_S.

NOTE: To obtain approximate total power dissipation of PLL system for no-signal input

$$P_D$$
 (Total) = P_D (f_o) + P_D (f_{MIN}) + P_D (R_S)
- Phase Comparator I

$$P_D$$
 (Total) = P_D (f_{MIN})
- Phase Comparator II




Fig. 7 — Typical lock range vs signal input amplitude




Fig. 8(a, b) — Typical VCO linearity vs R1 and C1