

# **Complementary Power Transistors**


## For Isolated Package Applications

Designed for general—purpose amplifier and switching applications, where the mounting surface of the device is required to be electrically isolated from the heatsink or chassis.

- Electrically Similar to the Popular MJE15030 and MJE15031
- 150 VCEO(sus)
- 8 A Rated Collector Current
- No Isolating Washers Required
- Reduced System Cost
- High Current Gain–Bandwidth Product
   f<sub>T</sub> = 30 MHz (Min) @ I<sub>C</sub>
   = 500 mAdc
- UL Recognized, File #E69369, to 3500 V<sub>RMS</sub> Isolation

# MJF15030 PNP MJF15031

COMPLEMENTARY
SILICON
POWER TRANSISTORS
8 AMPERES
150 VOLTS
36 WATTS



#### **MAXIMUM RATINGS**

Rating		Symbol	Value	Unit
Collector–Emitter Voltage		VCEO	150	Vdc
Collector-Base Voltage		V <sub>CB</sub>	150	Vdc
Emitter–Base Voltage		V <sub>EB</sub>	5	Vdc
RMS Isolation Voltage (1) (for 1 sec, R.H. < 30%, T <sub>A</sub> = 25°C)	Test No. 1 Per Fig. 11 Test No. 2 Per Fig. 12 Test No. 3 Per Fig. 13	VISOL	4500 3500 1500	VRMS
Collector Current — Continuous — Peak		IC	8 16	Adc
Base Current		ΙΒ	2	Adc
Total Power Dissipation* @ T <sub>C</sub> = 25°C Derate above 25°C		PD	36 0.29	Watts W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C		PD	2 0.016	Watts W/°C
Operating and Storage Junction Temperature Range		TJ, T <sub>Stg</sub>	-65 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	°C/W
Thermal Resistance, Junction to Case*	$R_{\theta JC}$	3.5	°C/W
Lead Temperature for Soldering Purpose	TL	260	°C

<sup>\*</sup>Measurement made with thermocouple contacting the bottom insulated mounting surface (in a location beneath the die), the device mounted on a heatsink with thermal grease and a mounting torque of ≥ 6 in. lbs.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				•
Collector–Emitter Sustaining Voltage (1) (I <sub>C</sub> = 10 mAdc, I <sub>B</sub> = 0)	VCEO(sus)	150	_	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 150 Vdc, I <sub>B</sub> = 0)	ICEO	_	10	μAdc
Collector Cutoff Current (V <sub>CB</sub> = 150 Vdc, I <sub>E</sub> = 0)	ICBO	_	10	μAdc
Emitter Cutoff Current (VBE = 5 Vdc, IC = 0)	IEBO	_	10	μAdc
ON CHARACTERISTICS (1)				•
DC Current Gain (I <sub>C</sub> = 0.1 Adc, $V_{CE}$ = 2 Vdc) (I <sub>C</sub> = 2 Adc, $V_{CE}$ = 2 Vdc) (I <sub>C</sub> = 3 Adc, $V_{CE}$ = 2 Vdc) (I <sub>C</sub> = 4 Adc, $V_{CE}$ = 2 Vdc)	hFE	40 40 40 20	_ _ _ _	
DC Current Gain Linearity (VCE from 2 V to 20 V, IC from 0.1 A to 3 A) (NPN to PNP)	hFE	2	<b>/p</b> 2 3	-
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 1 Adc, I <sub>B</sub> = 0.1 Adc)	V <sub>CE(sat)</sub>	_	0.5	Vdc
Base–Emitter On Voltage (I <sub>C</sub> = 1 Adc, V <sub>CE</sub> = 2 Vdc)	V <sub>BE(on)</sub>	_	1	Vdc
DYNAMIC CHARACTERISTICS				-
Current Gain–Bandwidth Product (2) (I <sub>C</sub> = 500 mAdc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 10 MHz)	fŢ	30	_	MHz

### NOTES:

- 1. Pulse Test: Pulse Width  $\leq$  300  $\mu s,$  Duty Cycle  $\leq$  2%.
- 2.  $f_T = |h_{fe}| \cdot f_{test}$ .

<sup>(1)</sup> Proper strike and creepage distance must be provided.




Figure 1. Thermal Response




Figure 2. Forward Bias Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 2 and 3 is based on  $T_{J(pk)} = 150^{\circ} C$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^{\circ} C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 1. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 3. Reverse Bias Switching Safe Operating Area




Figure 4. Capacitances




Figure 5. Small-Signal Current Gain




Figure 6. Current Gain — Bandwidth Product

#### **DC CURRENT GAIN**




Figure 7a. MJF15030 NPN




Figure 7b. MJF15031 PNP

#### "ON" VOLTAGE





Figure 8a. MJF15030 NPN

Figure 8b. MJF15031 PNP






Figure 9. Turn-On Times

Figure 10. Turn-Off Times

#### **TEST CONDITIONS FOR ISOLATION TESTS\***




Figure 11. Clip Mounting Position for Isolation Test Number 1

Figure 12. Clip Mounting Position for Isolation Test Number 2

Figure 13. Screw Mounting Position for Isolation Test Number 3

#### MOUNTING INFORMATION




Figure 14. Typical Mounting Techniques\*

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to  $8 \text{ in \cdot lbs}$  is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4–40 screw, without washers, and applying a torque in excess of 20 in • lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.


Additional tests on slotted 4–40 screws indicate that the screw slot fails between 15 to 20 in • lbs without adversely affecting the package. However, in order to positively ensure the package integrity of the fully isolated device, ON Semiconductor does not recommend exceeding 10 in • lbs of mounting torque under any mounting conditions.

<sup>\*</sup>Measurement made between leads and heatsink with all leads shorted together

<sup>\*\*</sup> For more information about mounting power semiconductors see Application Note AN1040.

#### **PACKAGE DIMENSIONS**

### CASE 221D-02 **TO-220 TYPE ISSUE D**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.621	0.629	15.78	15.97	
В	0.394	0.402	10.01	10.21	
С	0.181	0.189	4.60	4.80	
D	0.026	0.034	0.67	0.86	
F	0.121	0.129	3.08	3.27	
G	0.100 BSC		2.54 BSC		
Н	0.123	0.129	3.13	3.27	
J	0.018	0.025	0.46	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.14	1.52	
N	0.200	BSC	5.08	5.08 BSC	
Q	0.126	0.134	3.21	3.40	
R	0.107	0.111	2.72	2.81	
S	0.096	0.104	2.44	2.64	
U	0.259	0.267	6.58	6.78	

- STYLE 2:
  PIN 1. BASE
  2. COLLECTOR
  3. EMITTER

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.