

128M bits Mobile RAM

EDL1216BASA (8M words × 16 bits)

Description

The EDL1216BA is a 128M bits Mobile RAM organized as 2,097,152 words × 16 bits × 4 banks. The low power synchronous DRAMs achieved low power consumption and high-speed data transfer using the pipeline architecture. All inputs and outputs are synchronized with the positive edge of the clock.

This product is packaged in 54-ball FBGA.

Features

- Low power supply
 - VDD: 2.5V ± 0.2V
 - VDDQ: 2.5V ± 0.2V
- Wide temperature range (−25°C to 85°C)
- Programmable partial self refresh
- Programmable driver strength
- Programmable temperature compensated self refresh (Option)
- Deep power down mode
- Small package (54-ball FBGA)
- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Quad internal banks controlled by BA0 (A13) and BA1 (A12)
- Byte control by LDQM and UDQM
- Wrap sequence = Sequential / Interleave
- /CAS latency (CL) = 2, 3
- Automatic precharge and controlled precharge
- Auto refresh and self refresh
- ×16 organization
- 4,096 refresh cycles/64ms
- Burst termination by Burst stop command and Precharge command

Applications

Mobile cellular handset, PDA, wireless PDA, handheld PC, home electronic appliances, and information appliances, etc.

Pin Configurations

/xxx indicates active low signal.

	1	2	3	4	5	6	7	8	9
A	VSS	DQ15	VSSQ				VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ				VSSQ	DQ2	DQ1
C	DQ12	DQ11	VSSQ				VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ				VSSQ	DQ6	DQ5
E	DQ8	NC	VSS				VDD	LDQM	DQ7
F	UDQM	CLK	CKE				/CAS	/RAS	/WE
G	NC	A11	A9				BA0	BA1	/CS
H	A8	A7	A6				A0	A1	A10
J	VSS	A5	A4				A3	A2	VDD

(Top view)

A0 to A11	Address inputs
BA0, BA1	Bank Select
DQ0 to DQ15	Data inputs / outputs
CLK	Clock input
CKE	Clock enable
/CS	Chip select
/RAS	Row address strobe
/CAS	Column address strobe
/WE	Write enable
UDQM	Upper DQ mask enable
LDQM	Lower DQ mask enable
VDD	Supply voltage
VSS	Ground
VDDQ	Supply voltage for DQ
VSSQ	Ground for DQ
NC	No connect

Ordering Information

Part number	Organization (words × bits)	Internal Banks	Clock frequency MHz (max.)	/CAS latency	Package
EDL1216BASA-75	8M × 16	4	133	3	54-ball FBGA

CONTENTS

Description	1
Features	1
Applications	1
Pin Configurations	1
Ordering Information	2
Electrical Specifications.....	4
Pin Function	9
Command Operation	10
Truth Table	14
Simplified State Diagram.....	19
Initialization.....	20
Programming Mode Registers	20
Address Bits of Bank-Select and Precharge	24
Operation of the Mobile RAM	25
Timing Waveforms	33
Package Drawing	56
Recommended Soldering Conditions.....	57
Revision History	60

Electrical Specifications

- All voltages are referenced to VSS (GND).
- After power up, wait more than 200 μ s and then, execute Power on sequence and two Auto Refresh before proper device operation is achieved.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Note
Voltage on any pin relative to VSS	VT	−0.5 to +3.6	V	
Supply voltage relative to VSS	VDD, VDDQ	−0.5 to +3.6	V	
Short circuit output current	IOS	50	mA	
Power dissipation	PD	1.0	W	
Operating ambient temperature	TA	−25 to +85	°C	
Storage temperature	Tstg	−55 to +125	°C	

Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions (TA = −25 to +85°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply voltage	VDD	2.3	2.5	2.7	V	
	VSS	0	0	0	V	
DQ Supply voltage	VDDQ	2.3	2.5	2.7	V	
Input high voltage	VIH	$0.8 \times VDDQ$	—	$VDDQ + 0.3^{*1}$	V	
Input low voltage	VIL	-0.3^{*2}	—	0.3	V	

Notes: 1. VIH (max.) = VDDQ + 1.5V (pulse width $\leq$ 5ns).

2. VIL (min.) = −1.5V (pulse width $\leq$ 5ns).

DC Characteristics (TA = -25 to +85°C, VDD = 2.5V ± 0.2V, VDDQ = 2.5V ± 0.2V, VSS, VSSQ = 0V)

Parameter	Symbol	Grade	max.	Unit	Test condition	Notes
/CAS latency						
Operating current (CL = 2)	IDD1		65	mA	Burst length = 1 tRC ≥ tRC min., IO = 0mA,	1
(CL = 3)	IDD1		65	mA	One bank active	
Standby current in power down	IDD2P		1	mA	CKE ≤ VIL max., tCK = 15ns	
Standby current in power down (input signal stable)	IDD2PS		0.6	mA	CKE ≤ VIL max., tCK = ∞	
Standby current in non power down	IDD2N		5.5	mA	CKE ≥ VIH min., tCK = 15ns, /CS ≥ VIH min., Input signals are changed one time during 30ns.	
Standby current in non power down (input signal stable)	IDD2NS		2	mA	CKE ≥ VIH min., tCK = ∞, Input signals are stable.	
Active standby current in power down	IDD3P		1.5	mA	CKE ≤ VIL max., tCK = 15ns	
Active standby current in power down (input signal stable)	IDD3PS		1	mA	CKE ≤ VIL max., tCK = ∞	
Active standby current in non power down	IDD3N		17	mA	CKE ≥ VIH min., tCK = 15 ns, /CS ≥ VIH min., Input signals are changed one time during 30ns.	
Active standby current in non power down (input signal stable)	IDD3NS		12	mA	CKE ≥ VIH min., tCK = ∞, Input signals are stable.	
Burst operating current (CL = 2)	IDD4		60	mA	tCK ≥ tCK min., IOUT = 0mA, All banks active	2
(CL = 3)	IDD4		80	mA		
Refresh current (CL = 2)	IDD5		155	mA	tRC ≥ tRC min.	3
(CL = 3)	IDD5		155	mA		
Self refresh current PASR="000" (Full)	IDD6		0.35	mA	TCSR="00" (Ts*4 ≤ 70°C)	
PASR="001" (2BK)			0.25	mA	CKE ≤ 0.2V	
PASR="010" (1BK)			0.18	mA		
PASR="101" (1/2 BK)			0.12	mA		
PASR="110" (1/4 BK)			0.09	mA		
PASR="000" (Full)	IDD6		0.20	mA	TCSR="01" (Ts*4 ≤ 45°C)	
PASR="001" (2BK)			0.15	mA	CKE ≤ 0.2V	
PASR="010" (1BK)			0.10	mA		
PASR="101" (1/2 BK)			0.08	mA		
PASR="110" (1/4 BK)			0.07	mA		
PASR="000" (Full)	IDD6		0.60	mA	TCSR="11" (Ts*4 ≤ 85°C)	
PASR="001" (2BK)			0.50	mA	CKE ≤ 0.2V	
PASR="010" (1BK)			0.43	mA		
PASR="101" (1/2 BK)			0.37	mA		
PASR="110" (1/4 BK)			0.34	mA		
Standby current in deep power down mode	IDD7		10	μA	CKE ≤ 0.2V	

- Notes: 1. IDD1 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, IDD1 is measured condition that addresses are changed only one time during tCK (min.).
2. IDD4 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, IDD4 is measured condition that addresses are changed only one time during tCK (min.).
3. IDD5 is measured on condition that addresses are changed only one time during tCK (min.).
4. Ts is surface temperature.

DC Characteristics 2 (TA = -25 to +85°C, VDD = 2.5V ± 0.2V, VDDQ = 2.5V ± 0.2V, VSS, VSSQ = 0V)

Parameter	Symbol	min.	max.	Unit	Test condition	Notes
Input leakage current	ILI	-1.0	1.0	μA	0 ≤ VIN ≤ VDDQ	
Output leakage current	ILO	-1.5	1.5	μA	0 ≤ VOUT ≤ VDDQ, DQ = disable	
Output high voltage	VOH	VDDQ - 0.2	—	V	IOH = -0.1 mA	
Output low voltage	VOL	—	0.2	V	IOL = 0.1 mA	


Pin Capacitance (TA = 25°C, f = 1MHz)

Parameter	Symbol	Pins	min.	Typ	max.	Unit	Notes
Input capacitance	CI1	CLK	2.5	—	3.5	pF	
	CI2	Address, CKE, /CS, /RAS, /CAS, /WE, UDQM, LDQM	2.5	—	3.8	pF	
Data input/output capacitance	CI/O	DQ	4	—	6.5	pF	

AC Characteristics ($T_A = -25$ to $+85^\circ\text{C}$, $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$, $V_{DDQ} = 2.5\text{V} \pm 0.2\text{V}$, V_{SS} , $V_{SSQ} = 0\text{V}$)

Test Conditions


- AC high level input voltage / low level input voltage: 2.3 / 0.2V
- Input timing measurement reference level: 1.25V
- Transition time (Input rise and fall time): 1ns
- Output timing measurement reference level: 1.25V



Synchronous Characteristics

Parameter	Symbol	min.	max.	Unit	Note
Clock cycle time (CL= 2)	tCK2	10	—	ns	
(CL= 3)	tCK3	7.5	—	ns	
Access time from CLK (CL= 2)	tAC2	—	6	ns	1
(CL= 3)	tAC3	—	5.4	ns	1
CLK high level width	tCH	2.5	—	ns	
CLK low level width	tCL	2.5	—	ns	
Data-out hold time	tOH	2.5	—	ns	1
Data-out low-impedance time	tLZ	0	—	ns	
Data-out high-impedance time (CL= 2)	tHZ2	2.5	6	ns	
(CL= 3)	tHZ3	2.5	5.4	ns	
Data-in setup time	tDS	1.5	—	ns	
Data-in hold time	tDH	0.8	—	ns	
Address setup time	tAS	1.5	—	ns	
Address hold time	tAH	0.8	—	ns	
CKE setup time	tCKS	1.5	—	ns	
CKE hold time	tCKH	0.8	—	ns	
CKE setup time (Power down exit)	tCKSP	1.5	—	ns	
Command (/CS, /RAS, /CAS, /WE, UDQM, LDQM) setup time	tCMS	1.5	—	ns	
Command (/CS, /RAS, /CAS, /WE, UDQM, LDQM) hold time	tCMH	0.8	—	ns	

Note: 1. Output load.

**Asynchronous Characteristics**

Parameter	Symbol	min.	max.	Unit	Notes
ACT to REF/ACT command period (operation)	tRC	67.5	—	ns	
ACT to REF/ACT command period (refresh)	tRC1	67.5	—	ns	
ACT to PRE command period	tRAS	45	120000	ns	
PRE to ACT command period	tRP	20	—	ns	
Delay time ACT to READ/WRITE command	tRCD	20	—	ns	
ACT (one) to ACT (another) command period	tRRD	15	—	ns	
Data-in to PRE command period	tDPL	15	—	ns	
Data-in to ACT (REF) command period (Auto precharge) (CL = 2)	TDAL2	2CLK + 20	—	ns	
(CL = 3)	TDAL3	2CLK + 20	—	ns	
Mode register set cycle time	tRSC	2	—	CLK	
Transition time	tT	0.5	30	ns	
Refresh time (4,096 refresh cycles)	tREF	64	—	ms	

Pin Function

CLK (input pin)

CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.

CKE (input pins)

CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not issued and the Mobile RAM suspends operation.

When the Mobile RAM is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low.

/CS (input pins)

/CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue.

/RAS, /CAS, and /WE (input pins)

/RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the command table.

A0 to A11 (input pins)

Row Address is determined by A0 to A11 at the CLK (clock) rising edge in the active command cycle. It does not depend on the bit organization.

Column Address is determined by A0 to 8 at the CLK rising edge in the read or write command cycle.

A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged; when A10 is low, only the bank selected by BA0(A13) and BA1(A12) is precharged.

When A10 is high in read or write command cycle, the precharge starts automatically after the burst access.

BA0 and BA1 (input pin)

BA0(A13) and BA1(A12) are bank select signal. (See Bank Select Signal Table)

[Bank Select Signal Table]

	BA0	BA1
Bank A	L	L
Bank B	H	L
Bank C	L	H
Bank D	H	H

Remark: H: VIH. L: VIL. x: VIH or VIL

UDQM and LDQM (input pins)

UDQM and LDQM control upper byte and lower byte I/O buffers, respectively. In read mode, DQM controls the output buffers like a conventional /OE pin. DQM high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high. The DQM latency for the write is zero.

DQ0 to DQ15 (input/output pins)

DQ pins have the same function as I/O pins on a conventional DRAM.

VDD, VSS, VDDQ, VSSQ (Power supply)

VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output buffers.

Command Operation


Extended Mode register set command (/CS, /RAS, /CAS, /WE, BA0 = Low, BA1 = High)

The Mobile RAM has an extended mode register that defines low power functions. In this command, A0 through A11 are the data input pins.

After power on, the extended mode register set command must be executed to fix low power functions.

The extended mode register can be set only when all banks are in idle state.


During tRSC following this command, the Mobile RAM can not accept any other commands.



Extended Mode register set command

Mode register set command (/CS, /RAS, /CAS, /WE, BA0, BA1 = Low)


The Mobile RAM has a mode register that defines how the device operates. In this command, A0 through A11 are the data input pins. After power on, the mode register set command must be executed to initialize the device. The mode register can be set only when all banks are in idle state. During tRSC following this command, the Mobile RAM cannot accept any other commands.



Mode register set command

Activate command (/CS, /RAS = Low, /CAS, /WE = High)


The Mobile RAM has four banks, each with 4,096 rows. This command activates the bank selected by BA0 (A13) and BA1 (A12) and a row address selected by A0 through A11. This command corresponds to a conventional DRAM's /RAS falling.




Activate command

Precharge command (/CS, /RAS, /WE = Low, /CAS = High)


This command begins precharge operation of the bank selected by BA0 (A13) and BA1(A12). When A10 is High, all banks are precharged, regardless of BA0 (A13) and BA1 (A12). When A10 is Low, only the bank selected by BA0 (A13) and BA1 (A12) is precharged. After this command, the Mobile RAM can't accept the activate command to the precharging bank during tRP (precharge to activate command period). This command corresponds to a conventional DRAM's /RAS rising.

**Precharge command****Write command (/CS, /CAS, /WE = Low, /RAS = High)**

This command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst mode can input with this command with subsequent data on following clocks.

**Write command****Read command (/CS, /CAS = Low, /RAS, /WE = High)**


Read data is available after /CAS latency requirements have been met. This command sets the burst start address given by the column address.

**Read command**


Auto refresh command (/CS, /RAS, /CAS = Low, /WE, CKE = High)

This command is a request to begin the Auto refresh operation. The refresh address is generated internally.


Before executing Auto refresh, all banks must be precharged. After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command. During tRC1 period (from refresh command to refresh or activate command), the Mobile RAM cannot accept any other command

**Auto refresh command****Self refresh entry command (/CS, /RAS, /CAS, CKE = Low, /WE = High)**

After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the Mobile RAM exits the self refresh mode. During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control. Before executing self refresh, all banks must be precharged.


**Self refresh entry command****Power down entry command (/CS, CKE = Low, /RAS, /CAS, /WE = High)**

After the command execution, power down mode continues while CKE remains low. When CKE goes high, the Mobile RAM exits the power down mode. Before executing power down, all banks must be precharged.


**Power down entry command**

Deep power down entry command (/CS, CKE, /WE = Low, /RAS, /CAS = High)


After the command execution, deep power down mode continues while CKE remains low. When CKE goes high, the Mobile RAM exits the deep power down mode. Before executing deep power down, all banks must be precharged.

**Deep power down entry command****Burst stop command (/CS = /WE = Low, /RAS, /CAS = High)**

This command can stop the current burst operation.

**Burst stop command****No operation (/CS = Low, /RAS, /CAS, /WE = High)**

This command is not an execution command. No operations begin or terminate by this command.

**No operation**

Truth Table**Command Truth Table**

Function	Symbol	CKE		/CS	/RAS	/CAS	/WE	BA1	BA0	A10	A11, A9 - A0
		n - 1	n								
Device deselect	DESL	H	x	H	x	x	x	x	x	x	x
No operation	NOP	H	x	L	H	H	H	x	x	x	x
Burst stop	BST	H	H	L	H	H	L	x	x	x	x
Read	READ	H	x	L	H	L	H	V	V	L	V
Read with auto precharge	READA	H	x	L	H	L	H	V	V	H	V
Write	WRIT	H	x	L	H	L	L	V	V	L	V
Write with auto precharge	WRITA	H	x	L	H	L	L	V	V	H	V
Bank activate	ACT	H	x	L	L	H	H	V	V	V	V
Precharge select bank	PRE	H	x	L	L	H	L	V	V	L	x
Precharge all banks	PALL	H	x	L	L	H	L	x	x	H	x
Mode register set	MRS	H	x	L	L	L	L	L	L	L	V
Extended mode register set	EMRS	H	x	L	L	L	L	H	L	L	V

Remark: H: VIH. L: VIL. x: VIH or VIL, V = Valid data

DQM Truth Table

Function	Symbol	CKE		DQM	
		n - 1	n	U	L
Data write / output enable	ENB	H	x	L	L
Data mask / output disable	MASK	H	x	H	H
Upper byte write enable / output enable	ENBU	H	x	L	x
Lower byte write enable / output enable	ENBL	H	x	x	L
Upper byte write inhibit / output disable	MASKU	H	x	H	x
Lower byte write inhibit / output disable	MASKL	H	x	x	H

Remark: H: VIH. L: VIL. x: VIH or VIL

CKE Truth Table

Current state	Function	Symbol	CKE		/CS	/RAS	/CAS	/WE	Address
			n - 1	n					
Activating	Clock suspend mode entry		H	L	x	x	x	x	x
Any	Clock suspend mode		L	L	x	x	x	x	x
Clock suspend	Clock suspend mode exit		L	H	x	x	x	x	x
Idle	Auto refresh command	REF	H	H	L	L	L	H	x
Idle	Self refresh entry	SELF	H	L	L	L	L	H	x
Idle	Power down entry	PD	H	L	L	H	H	H	x
			H	L	H	x	x	x	x
Idle	Deep power down entry	DPD	H	L	L	H	H	L	x
Self refresh	Self refresh exit		L	H	L	H	H	H	x
			L	H	H	x	x	x	x
Power down	Power down exit		L	H	L	H	H	H	x
			L	H	H	x	x	x	x
Deep power down	Deep power down exit		L	H	x	x	x	x	x

Remark: H: VIH. L: VIL. x: VIH or VIL

Function Truth Table

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Idle	H	×	×	×	×	DESL	Nop	
	L	H	H	H	×	NOP	Nop	
	L	H	H	L	×	BST	Nop	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	2
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	→ Row activating	
	L	L	H	L	BA, A10	PRE/PALL	Nop	
	L	L	L	H	×	REF	Auto refresh	
	L	L	L	L	OC, BA1= L	MRS	Mode register set	
	L	L	L	L	OC, BA1= H	EMRS	Extended mode register set	
Row active	H	×	×	×	×	DESL	Nop	
	L	H	H	H	×	NOP	Nop	
	L	H	H	L	×	BST	Nop	
	L	H	L	H	BA, CA, A10	READ/READA	Begin read	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Begin write	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	Precharge/Precharge all banks	4
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Read	H	×	×	×	×	DESL	Continue burst to end → Row active	
	L	H	H	H	×	NOP	Continue burst to end → Row active	
	L	H	H	L	×	BST	Burst stop → Row active	
	L	H	L	H	BA, CA, A10	READ/READA	Terminate burst, begin new read	5
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, begin write	5, 6
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	Terminate burst → Precharging	
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Write	H	×	×	×	×	DESL	Continue burst to end → Write recovering	
	L	H	H	H	×	NOP	Continue burst to end → Write recovering	
	L	H	H	L	×	BST	Burst stop → Row active	
	L	H	L	H	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP	5, 6
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP	5
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	Terminate burst → Precharging	7
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Read with auto precharge	H	×	×	×	×	DESL	Continue burst to end → Precharging	
	L	H	H	H	×	NOP	Continue burst to end → Precharging	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	2
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	2
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Write with auto precharge	H	×	×	×	×	DESL	Continue burst to end → Write recovering with auto precharge	
	L	H	H	H	×	NOP	Continue burst to end → Write recovering with auto precharge	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	2
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	2
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Precharging	H	×	×	×	×	DESL	Nop → Enter idle after tRP	
	L	H	H	H	×	NOP	Nop → Enter idle after tRP	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	2
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	Nop → Enter idle after tRP	
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Row activating	H	×	×	×	×	DESL	Nop → Enter bank active after tRCD	
	L	H	H	H	×	NOP	Nop → Enter bank active after tRCD	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	2
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	ILLEGAL	2, 8
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	2
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Write recovering	H	×	×	×	×	DESL	Nop → Enter row active after tDPL	
	L	H	H	H	×	NOP	Nop → Enter row active after tDPL	
	L	H	H	L	×	BST	Nop → Enter row active after tDPL	
	L	H	L	H	BA, CA, A10	READ/READA	Begin read	6
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Begin new write	
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	2
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Write recovering with auto precharge	H	×	×	×	×	DESL	Nop → Enter precharge after tDPL	
	L	H	H	H	×	NOP	Nop → Enter precharge after tDPL	
	L	H	H	L	×	BST	Nop → Enter row active after tDPL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	2, 6
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	2
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Refresh	H	×	×	×	×	DESL	Nop → Enter idle after tRC1	
	L	H	H	H	×	NOP	Nop → Enter idle after tRC1	
	L	H	H	L	×	BST	Nop → Enter idle after tRC1	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
	L	L	H	H	BA, RA	ACT	ILLEGAL	
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	
Mode register accessing	H	×	×	×	×	DESL	Nop → Enter idle after tRSC	
	L	H	H	H	×	NOP	Nop → Enter idle after tRSC	
	L	H	H	L	×	BST	Nop → Enter idle after tRSC	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
	L	L	H	H	BA, RA	ACT	ILLEGAL	
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA	MRS/EMRS	ILLEGAL	


Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Extended mode register accessing	H	×	×	×	×	DESL	Nop → Enter idle after tRSC	
	L	H	H	H	×	NOP	Nop → Enter idle after tRSC	
	L	H	H	L	×	BST	Nop → Enter idle after tRSC	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
	L	L	H	H	BA, RA	ACT	ILLEGAL	
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	H	×	REF	ILLEGAL	
	L	L	L	L	OC, BA0,BA1	MRS/EMRS	ILLEGAL	

Remark: H: VIH. L: VIL. ×: VIH or VIL, V = Valid data

BA: Bank Address, CA: Column Address, RA: Row Address, OC: Op-Code

- Notes: 1. All entries assume that CKE is active ($CKE_{n-1}=CKE_n=H$).
2. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
 3. Illegal if tRCD is not satisfied.
 4. Illegal if tRAS is not satisfied.
 5. Must satisfy burst interrupt condition.
 6. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
 7. Must mask preceding data which don't satisfy tDPL.
 8. Illegal if tRRD is not satisfied.

Simplified State Diagram



Initialization

The synchronous DRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a 200 μ s or longer pause must precede any signal toggling.
- (2) After the pause, all banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum tRP is satisfied, two or more Auto refresh must be performed.
- (4) Both the mode register and the extended mode register must be programmed. After the mode register set cycle or the extended mode register set cycle, tRSC (2 CLK minimum) pause must be satisfied.

Remarks:

- 1 The sequence of Auto refresh, mode register programming and extended mode register programming above may be transposed.
- 2 CKE and DQM must be held high until the Precharge command is issued to ensure data-bus High-Z.

Programming Mode Registers

The mode register and extended mode register are programmed by the Mode register set command and Extended mode register command, respectively using address bits A11 through A0, BA0 (A13) and BA1 (A12) as data inputs. The registers retain data until they are re-programmed, or the device enters into the deep power down or the device loses power.

Mode register

The mode register has three fields;

Options : A11 through A7
 /CAS latency : A6 through A4
 Wrap type : A3
 Burst length : A2 through A0

Following mode register programming, no command can be issued before at least 2 CLK have elapsed.

/CAS Latency

/CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse before the data will be available. The value is determined by the frequency of the clock and the speed grade of the device.

Burst Length

Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is completed, the output bus will become High-Z. The burst length is programmable as 1, 2, 4, 8 or full page.

Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either "Sequential" or "Interleave". The method chosen will depend on the type of CPU in the system.

Some microprocessor cache systems are optimized for sequential addressing and others for interleaved addressing. "Burst Length Sequence" shows the addressing sequence for each burst length using them. Both sequences support bursts of 1, 2, 4 and 8. Additionally, sequence supports the full page length.

Extended Mode Register

The extended mode register has four fields;

Options : A11 through A7
Drive Strength : A6 through A5
Temperature Compensated Self Refresh
: A4 through A3
Partial Array Self Refresh
: A2 through A0

Following extended mode register programming, no command can be issued before at least 2 CLK have elapsed.

Drive Strength

Driving capability of data output drivers.

Temperature Compensated Self Refresh

Programmable refresh rate for self refresh mode to allow the system to control power as a function of temperature.

Partial Array Self Refresh

Memory array size to be refreshed during self refresh operation is programmable in order to reduce power. Data outside the defined area will not be retained during self refresh.

Mode Register Definition

BA0 (A13)	BA1 (A12)	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	0	0	0	LTMODE			WT		BL	

Mode Register Set

Latency mode	Bits6-4	/CAS latency
	000	R
	001	R
	010	2
	011	3
	100	R
	101	R
	110	R
	111	R

Burst length	Bits2-0	WT = 0	WT = 1
	000	1	1
	001	2	2
	010	4	4
	011	8	8
	100	R	R
	101	R	R
	110	R	R
	111	Full page	R

Wrap type	0	Sequential
	1	Interleave

BA0 (A13)	BA1 (A12)	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	1	0	0	0	0	0	DS		TCSR			PASR	

Extended Mode Register Set

Drive Strength	Bits6-5	Strength
	00	Normal
	01	1/2 strength
	10	1/4 strength
	11	R

Partial Array Self Refresh	Bits2-0	Refresh Array
	000	All banks
	001	Bank A & Bank B (BA1=0)
	010	Bank A (BA0=BA1=0)
	011	R
	100	R
	101	1/2 of Bank A (RA11=0)
	110	1/4 of Bank A (RA11=RA10=0)
	111	R

Temperature Compensated Self Refresh	Bits4-3	Max Temperature
	00	70°C
	01	45°C
	10	15°C
	11	85°C

Remark R : Reserved

Burst Length and Sequence**[Burst of Two]**

Starting address (column address A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
0	0, 1	0, 1
1	1, 0	1, 0

[Burst of Four]

Starting address (column address A1–A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

[Burst of Eight]

Starting address (column address A2–A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Full page burst is an extension of the above tables of sequential addressing, with the length being 512.

Address Bits of Bank-Select and Precharge

Row	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	BA1 (A12)	BA0 (A13)	BA1(A12)	BA0(A13)	Result
(Activate command)															0	0	Select Bank A "Activate" command
															0	1	Select Bank B "Activate" command
															1	0	Select Bank C "Activate" command
															1	1	Select Bank D "Activate" command

	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	BA1 (A12)	BA0 (A13)	A10	BA1(A12)	BA0(A13)	Result
(Precharge command)															0	0	0	Precharge Bank A
															0	0	1	Precharge Bank B
															0	1	0	Precharge Bank C
															0	1	1	Precharge Bank D
															1	x	x	Precharge All Banks

x : Don't care


Col.	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	BA1 (A12)	BA0 (A13)		Result
(/CAS strobes)															0	disables Auto-Precharge (End of Burst)
															1	enables Auto-Precharge (End of Burst)

BA1(A12)	BA0(A13)	Result
0	0	enables Read/Write commands for Bank A
0	1	enables Read/Write commands for Bank B
1	0	enables Read/Write commands for Bank C
1	1	enables Read/Write commands for Bank D

Operation of the Mobile RAM

Precharge

The precharge command can be issued anytime after $t_{RAS\ min.}$ is satisfied. Soon after the precharge command is issued, precharge operation performed and the synchronous DRAM enters the idle state after t_{RP} is satisfied. The parameter t_{RP} is the time required to perform the precharge. The earliest timing in a read cycle that a precharge command can be issued without losing any data in the burst is as follows.



In order to write all data to the memory cell correctly, the asynchronous parameter t_{DPL} must be satisfied. The t_{DPL} (min.) specification defines the earliest time that a precharge command can be issued. Minimum number of clocks is calculated by dividing t_{DPL} (min.) with clock cycle time. In summary, the precharge command can be issued relative to reference clock that indicates the last data word is valid. In the following table, minus means clocks before the reference; plus means time after the reference.

$/CAS$ latency	Read	Write
2	-1	+ $t_{DPL}(\min.)$
3	-2	+ $t_{DPL}(\min.)$

Auto Precharge

During a read or write command cycle, A10 controls whether auto precharge is selected. A10 high in the Read or Write command (Read with Auto precharge command or Write with Auto precharge command), auto precharge is selected and begins automatically. The t_{RAS} must be satisfied with a read with auto precharge or a write with auto precharge operation. In addition, the next activate command to the bank being precharged cannot be executed until the precharge cycle ends.


In read cycle, once auto precharge has started, an activate command to the bank can be issued after t_{RP} has been satisfied.

In write cycle, the t_{DAL} must be satisfied to issue the next activate command to the bank being precharged.

The timing that begins the auto precharge cycle depends on whether read or write cycle.

Read with Auto Precharge

During a read cycle, the auto precharge begins one clock earlier ($/CAS$ latency of 2) or two clocks earlier ($/CAS$ latency of 3) the last data word output.




Read with Auto Precharge

Remark: READA means Read with Auto precharge

Write with Auto Precharge

During a write cycle, the auto precharge starts at the timing that is equal to the value of the t_{DPL} (min.) after the last data word input to the device.




Write with Auto Precharge

Remark: WRITA means Write with Auto Precharge

Read / Write Command Interval


Read to Read Command Interval

During a read cycle, when new Read command is issued, it will be effective after /CAS latency, even if the previous read operation does not completed. READ will be interrupted by another READ. The interval between the commands is 1 cycle minimum. Each Read command can be issued in every clock without any restriction.




Write to Write Command Interval

During a write cycle, when a new Write command is issued, the previous burst will terminate and the new burst will begin with a new Write command. WRITE will be interrupted by another WRITE. The interval between the commands is minimum 1 cycle. Each Write command can be issued in every clock without any restriction.




Write to Read Command Interval

Write command and Read command interval is also 1 cycle. Only the write data before Read command will be written. The data bus must be High-Z at least one cycle prior to the first DOUT.




Read to Write Command Interval

During a read cycle, READ can be interrupted by WRITE. The Read and Write command interval is 1 cycle minimum. There is a restriction to avoid data conflict. The Data bus must be High-Z using DQM before WRITE.



Read to Write Command Interval 1

READ can be interrupted by WRITE. DQM must be High at least 3 clocks prior to the Write command.




Read to Write Command Interval 2

Burst Termination

There are two methods to terminate a burst operation other than using a Read or a Write command. One is the burst stop command and the other is the precharge command.

Burst Termination in READ Cycle


During a read cycle, when the burst stop command is issued, the burst read data are terminated and the data bus goes to High-Z after the /CAS latency from the burst stop command.



Remark: BST: Burst stop command

Burst Termination in WRITE Cycle

During a write cycle, when the burst stop command is issued, the burst write data are terminated and data bus goes to High-Z at the same clock with the burst stop command.




Remark: BST: Burst stop command

Precharge Termination in READ Cycle


During a read cycle, the burst read operation is terminated by a precharge command. When the precharge command is issued, the burst read operation is terminated and precharge starts. The same bank can be activated again after t_{RP} from the precharge command. To issue a precharge command, t_{RAS} must be satisfied.

When /CAS latency is 2, the read data will remain valid until one clock after the precharge command.



Precharge Termination in READ Cycle (CL = 2)

When /CAS latency is 3, the read data will remain valid until two clocks after the precharge command.




Precharge Termination in READ Cycle (CL = 3)

Precharge Termination in WRITE Cycle

During a write cycle, the burst write operation is terminated by a precharge command. When the precharge command is issued, the burst write operation is terminated and precharge starts. The same bank can be activated again after t_{RP} from the precharge command. To issue a precharge command, t_{RAS} must be satisfied.


The write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



Precharge Termination in WRITE Cycle

Timing Waveforms

AC Parameters for Read Timing with Manual Precharge



[Burst Length = 4, /CAS Latency = 3]


The diagram illustrates the timing sequence for a 16Gb/s 1T1R 128Gb/s 1T1R DRAM. The signals shown are CLK, CKE, /CS, /RAS, /CAS, /WE, BA0, BA1, A10, ADD, DQM, and DQ. The sequence of operations is as follows:

- Activate Command for Bank C:** This command is issued at the start of the sequence, activating Bank C.
- Read with Auto Precharge Command for Bank C:** This command is issued to read data from Bank C. The data is valid for a duration of t_{OH} after the command is issued.
- Activate Command for Bank D:** This command is issued to activate Bank D. The data from Bank C is no longer valid after this command is issued.
- Activate Command for Bank C:** This command is issued to reactivate Bank C. The data from Bank D is no longer valid after this command is issued.

The diagram also shows the timing of the data bus (DQ) and the command bus (DQM). The data bus is active during the read operation, and the command bus is active during the activate and read commands. The timing parameters shown include t_0 , t_{0ck} , t_{CH} , t_{CL} , t_{CKS} , t_{CMS} , t_{CMH} , t_{AC} , t_{LZ} , t_{OH} , t_{RC} , t_{RCD} , t_{RAS} , t_{RRD} , t_{AS} , t_{AH} , and t_{HZ} .


[Burst Length = 4, /CAS Latency = 3]

AC Parameters for Write Timing




[Burst Length = 4]


Mode Register Set



Extended Mode Register Set




Power On Sequence




/CS Function

Only /CS signal needs to be issued at minimum rate




[Burst Length = 4, /CAS Latency = 3]

Clock Suspension during Burst Read




[Burst Length = 4, /CAS Latency = 3]





[Burst Length = 4, /CAS Latency = 2]


Clock Suspension during Burst Write




Power Down Mode and Clock Mask




Auto Refresh




Self Refresh (Entry and Exit)



Deep Power Down Entry




Deep Power Down Exit





Random Column Read



Random Column Write





Random Row Read





[Burst Length = 8]


Read and Write





Interleaved Column Read Cycle




Interleaved Column Write Cycle




Auto Precharge after Read Burst




Auto Precharge after Write Burst




Burst Write Operation

Precharge Termination



[Burst Length = 8, /CAS Latency = 3]



[Burst Length = 8, /CAS Latency = 2]

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the EDL1216BA.

Type of Surface Mount Device

EDL1216BASA: 54-ball FBGA

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR MOS DEVICES**

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

[Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

[Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107