
THIS REVISION DESCRIBED	Form Approved OMB No. 0704-0188						
Public reporting burden for this instructions, searching existing collection of information. Send including suggestions for reducil Information Operations and Report Management and Budget, Paper PLEASE DO NOT RETURN YOFORM TO THE GOVERNMEN NUMBER LISTED IN ITEM 2 O	collection is estimated to data sources, gathering and comments regarding this burden, to Departme orts, 1215 Jefferson Davis Hwork Reduction Project (070 DUR COMPLETED FORM IT ISSUING CONTRACTINE THIS FORM.	average 2 hours per I maintaining the data maintaining the data int of Defense, Washi ighway, Suite 1204, A 4-0188), Washington, TO EITHER OF THE NG OFFICER FOR T	response, including to needed, and complet of this congress of the congress of	he time for reviewing ing and reviewing the illection of information revices, Directorate for 12, and to the Office of ETURN COMPLETED OCURING ACTIVITY	2. PROCURING ACTIVITY NO.		
					3. DODAAC		
4. ORIGINATOR	Defense Sup 3990 East Br	Street, City, State, Zip ply Center, Columbus oad Street H 43216-5000	Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R003-00		
a. TYPED NAME (First, Middle II Last)	nitial,			7. CAGE CODE 67268	8. DOCUMENT NO. 5962-94558		
9. TITLE OF DOCUMENT MICROCIRCUIT, DIGITAL, 32 PROCESSOR, MONOLITHIC	•	iITAL SIGNAL	10. REVISION LETT	ER	11. ECP NO. No users listed.		
			a. CURRENT C	b. NEW			
12. CONFIGURATION ITEM (O	R SYSTEM) TO WHICH EC	CP APPLIES					
13. DESCRIPTION OF REVISION	DN .						
Sheet 1: Revisions Itr column; add "D". Revisions description column; add "Changes in accordance with NOR 5962-R003-00". Revisions date column; add "99-11-15". Revision level block; change from "C" to "D". Rev status of sheets; for sheets 1 and 3 change from "C" to "D". Sheet 3: 1.3 Absolute maximum ratings. Junction temperature. Device type 03, and Device type 04, Case outlines X and Y, delete "+175°C" and change to the following: "Junction temperature (T _J): +150°C". For device type 03, , device type 04, and device type 05, Case outlines 9 and Z: delete "+175°C" and change to the following: "Junction temperature (T _J): +125°C". Revision level block; change from "C" to "D".							
14. THIS SECTION FOR GO	OVERNMENT USE ONL'	Y					
a. (X one) X (1) Exi	sting document supplem	ented by the NOR n	nay be used in manu	ufacture.			
(2) Re	vised document must be	received before ma	nufacturer may inco	rporate this change.			
(3) Cu:	stodian of master docum	ent shall make abov	e revision and furnis	sh revised document.			
b. ACTIVITY AUTHORIZED GOVERNMENT	First, Middle Initial, L	Last)					
DSCC-VAC			MONICA L. POE	ELKING			
d. TITLE				f. DATE SIGNED			
CHIEF, ACTIVE DEVICES	TEAM	MONICA L. PO	ELKING	<i>(YYMMDD)</i> 99-11-15			
15a. ACTIVITY ACCOMPLIS	SHING REVISION	b. REVISION COM	COMPLETED (Signature) c. DATE SIGNE (YYMMDD)				
DSCC-VAC		99-11-15					

								F	REVISI	ONS										
LTR					D	ESCF	RIPTIO	N			DATE (YR-MO-DA)			DA)	APPROVED					
А	Updated boilerplate to include class "N". Added device 04. Changes made in table I and II. Added case Z. Ed throughout.										96-03-15				Monica L. Poelking					
В	Cha	nges iı	n acco	rdance	e with	NOR :	5962-F	R144-9	96.					96-0	6-07		Monica L. Poelking			ing
С		Apper		for QM out.	1L micr	ocircu	it die.	Add E	evice	05. E	ditoria	ıl		97-0	3-06		Monica L. Poelking		ing	
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С			
REV SHEET	C 35	C 36	C 37	C 38	C 39	C 40	C 41	C 42	C 43	C 44	C 45	C 46	C 47	C 48	C 49	C 50	C 51			
	_						-											С	С	С
SHEET	35	36	37	38 C 18	39 C 19	40	41 C 21	42 C 22	43 C 23	44 C 24	45 C 25	46 C 26	47	48 C 28	49 C 29	50 C 30	51 C 31	32	33	34
SHEET REV SHEET REV STATU	35 C 15 US	36 C	37 C	38 C	39 C 19	40 C	41 C	42 C	43 C	44 C	45 C	46 C	47 C	48 C	49 C	50 C	51 C 31	32 C		34
SHEET REV SHEET	35 C 15 US	36 C	37 C	38 C 18	39 C 19	40 C	41 C 21	42 C 22	43 C 23	44 C 24	45 C 25	46 C 26	47 C 27	48 C 28	49 C 29	50 C 30	51 C 31	32	33	_
SHEET REV SHEET REV STATU	35 C 15 US	36 C	37 C	38 C 18 RE\ SHE	39 C 19	40 C 20	41 C 21 C	42 C 22 C	43 C 23 C	44 C 24 C	45 C 25 C	46 C 26 C	47 C 27 C 7	48 C 28 C 8	49 C 29 C 9	50 C 30 C	51 C 31 C 11	32 C 12	33 C 13	34 C
SHEET REV SHEET REV STATI OF SHEET PMIC N/A STA	35 C 15 US S	36 C 16	37 C 17	38 C 18 REV SHE PREF CHRIS	39 C 19 V EET	40 C 20 BY ER A RA	41 C 21 C	42 C 22 C	43 C 23 C	44 C 24 C	45 C 25 C	46 C 26 C	47 C 27 C 7	48 C 28 C 8	49 C 29 C 9	50 C 30 C 10	51 C 31 C 11	32 C 12	33 C 13	34 C
SHEET REV SHEET REV STATU OF SHEET PMIC N/A STA MICRO DR	35 C 15 US S ANDA OCIR AWII	36 C 16	37 C 17	38 C 18 RE\ SHE PREF CHRIC	39 C 19 V EET PARED ISTOPHI	40 C 20 BY ER A RA Y HESS	41 C 21 C 1	42 C 22 C	43 C 23 C	44 C 24 C 4	45 C 25 C 5	46 C 26 C 6	47 C 27 C 7	48 C 28 C 8	49 C 29 C 9 Y CEI JS, OH	50 C 30 C 10	51 C 31 C 11 COLU 3216	32 C 12 JMBUS	33 C 13	34 C
SHEET REV SHEET REV STATUOF SHEET PMIC N/A STA MICRO DR THIS DRAW FOR DEP	35 C 15 US S ANDA OCIR AWIN /ING IS AN USE BY A PARTMENT ENCIES O	36 C 16	37 C 17	38 C 18 RE\ SHE PREFCHRIC	39 C 19 V EET PARED I STOPHI	40 C 20 BY ER A RA Y HESS	41 C 21 C 1 AUCH	42 C 22 C 2	43 C 23 C	44 C 24 C 4 MICI SIGI	45 C 25 C 5	46 C 26 C 6 DEFEI	47 C 27 C 7 NSE S COL	48 C 28 C 8 UPPL UMBL	49 C 29 C 9 Y CEI JS, OH	50 C 30 C 10 NTER HIO 4:	51 C 31 C 11 COLU 3216	32 C 12 IMBUS	33 C 13	3. C
SHEET REV SHEET REV STATU OF SHEET PMIC N/A STA MICRO DR THIS DRAW FOR DEP AND AGE DEPARTME	35 C 15 US S ANDA OCIR AWIN /ING IS AN USE BY A PARTMENT ENCIES O	36 C 16	37 C 17	38 C 18 REV SHE PREF CHRI CHECTHO	39 C 19 V EET PARED I STOPHICKED BOMAS M	40 C 20 BY ER A RA Y HESS BY OELKIN	41 C 21 C 1 AUCH	42 C 22 C 2	43 C 23 C	44 C 24 C 4 MICI SIGI	45 C 25 C 5	46 C 26 C 6 C C C C C C C C C C C C C C	47 C 27 C 7	48 C 28 C 8 UPPL UMBL	49 C 29 C 9 Y CEI JS, OH	50 C 30 C 10 NTER HIO 4:	51 C 31 C 11 COLU 3216	32 C 12 IMBUS	33 C 13	3. C

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents three product assurance class levels consisting of space application (device class V), high reliability (device classes M and Q), and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	320C50A	Digital signal processor, 40 MHz
02	320C50A	Digital signal processor, 50 MHz
03	320C50	Digital signal processor, 50 MHz
04	320C50	Digital signal processor, 66 MHz
05 <u>1</u> /	320C50	Digital signal processor, 40 MHz

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
N	Certification and qualification to MIL-PRF-38535 with a nontraditional performance environment $\ 2J$
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
Χ	See figure 1	141	Ceramic pin grid array
Υ	See figure 1	132	Ceramic quad flat package with non-conductive tiebar
Z	See figure 1	132	Plastic quad flat package

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

Device type 05 is available as QML die only.

Any device outside the traditional performance environment; e.g., an operating temperature range of -55°C to +125°C and which requires hermetic packaging.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. $3/$ Supply voltage range (V_{DD}) $4/$	0°C C/W C/W C/W C/W °C/W °C/W °C/W
1.4 Recommended operating conditions. Supply voltage range (V_{DD}): Devices 01 and 02 +4.5 Devices 03, 04 and 05 +4.7 Supply voltage (V_{SS}) +0.0 High level input voltage range (V_{IH}) CLKIN, CLKIN2 +3.0 CLKX, CLKR, TCLKX, TCLKR +2.5 All others +2.2 Low level input voltage range (V_{IL})0.3 Maximum low level output current (I_{OH})300 Maximum low level output current (I_{OH}) +2 related frequency range	75 V dc to +5.25 V dc 0 V dc 0 V dc to V _{DD} + 0.3 V dc 5 V dc to V _{DD} + 0.3 V dc
Input clock frequency range (Device 01, 05) 5/	Hz to 40 MHz Hz to 50 MHz Hz to 50 MHz Hz to 66 MHz $^{\rm F}$ C \leq T $_{\rm C}$ \leq +125 $^{\circ}$ C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solitation.

SPECIFICATION

MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- All voltage values are with respect to V_{SS} . This device utilizes a fully static design and therefore can operate with $t_{c(CI)}$ approaching ∞ . The device is characterized at frequencies approaching 0 Hz but is tested at a minimum of 6.7 MHz to meet device test time requirements.
- Values will be added when they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	3

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

HANDBOOKS

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, bulletin, and handbook are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non Government publications</u>. The following document(s) for a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture.

(Applications for copies shouldbe addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational sevices.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes N, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 4.
 - 3.2.4 Boundary scan instruction codes. The boundary scan instruction codes shall be as specified on figure 5.
 - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 4

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes N, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes N, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
 - 3.11 IEEE 1149.1 compliance. Device types 01, 02, 03, 04 and 05 shall be compliant with IEEE 1149.1.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	5

	T	ABLE I. <u>Electri</u>	cal performance o	characteristics	<u>3</u> .			
Test	Symbol	Symbol Conditions -55° C ≤ T _C ≤ +125° C		Group A subgroups	Device type	Limits		Unit
	-55°C ≤ T _C ≤ +125°C Min ≤ V _{DD} ≤ Max <u>1</u> / unless otherwise specified				Min	Max		
High level output voltage <u>2</u> /	V _{OH}	I _{OH} = -300 μA		1,2,3	All	2.4		V
Low level output voltage 2/	V _{OL}	I _{OL} = 2 mA		1,2,3	All		0.6	V
3-state current	I _Z	V _{DD} = Max	BR (with internal	1,2,3	01-02	-400	30	μΑ
			pullup)		03-05	-500	30	
			All other 3-state		All	-30	30	
Input current	V _{DD} internal	 TRST pin (with internal _pulldown)	1,2,3	All	-30	800	μA	
			TMS, TCK, TDI pins (with		01-02	-400	30	
			internal pullups)		03-05	-500	30	
			X2/CLKIN pin		All	-50	50	
			All other input-only pins			-30	30	mA
Standby supply current	I _{DD1}	IDLE instruction	on, _z = 50 MHz	3	All		30	mA
		IDLE2 instruction, clocks shut off, V _{DD} = Max					7	
Operating supply current	ng supply current I_{DD2} $V_{DD} = Max, f_x = 40 MHz$ $V_{DD} = Max, f_x = 50 MHz$		= 40 MHz	3	01		200	mA
			= 50 MHz		02		250	
		V _{DD} = Max, f _x	= 50 MHz		03,05		225	
		$V_{DD} = Max, f_x$	= 66 MHz		04		225	

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216

SIZE A		5962-94558
	REVISION LEVEL C	SHEET 6

Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A subgroups	Device type			Unit
		-55° C ≤ T _C ≤ +125° C Min ≤ V _{DD} ≤ Max <u>1</u> / unless otherwise specified			Min	Max	
Input capacitance (excluding X2CLKIN)	CIN	See 4.4.1 c.	4	01-02		11	pF
				03-05		40	
Output capacitance	C _{OUT}	See 4.4.1 c.	4	01-02		9	pF
				03-05		40	
Functional tests		See 4.4.1 b.	7,8	All			
Cycle time, CLKOUT1	t _{c(CO)}	See figure 3 H = 0.5 t _{c(C0)} External divide-by-two	9,10,11	01,05	50	<u>2</u> /	ns
		External divide-by-two clock option		02	40	2/	
				03	40	<u>2</u> /	
				04	30	<u>2</u> /	
Delay time, CLKIN high to CLKOUT1 high/low	t _{d(CIH-CO)}		9,10,11	01-02	6	20	ns
				03-05	3	20	
Pulse duration, CLKOUT1 low	t _{w(COL)}		9,10,11	All	H-3	H+2	ns
Pulse duration, CLKOUT1 high	t _{w(COH)}		9,10,11	All	H-3	H+2	ns
Cycle time, CLKIN <u>3</u> /	t _{c(Cl)}	-	9,10,11	01,05	25	2/	ns
				02	20	2/	
				03	20	2/	
				04	15	2/	
Fall time, CLKIN <u>4</u> /	t _{f(Cl)}		9,10,11	All		5	ns
See footnotes at end of table	e		,	'	. —	. —	
	NDARD		ZE A			59	962-9455
DEFENSE SUPPLY	CUIT DRAWI CENTER CO IS, OHIO 432	OLUMBUS		EVISION LI	EVEL	SHE	ET

Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A subgroups	Device type	Limits		Unit
		-55° C ≤ T C ≤ +125° C Min ≤ V DD ≤ Max 1/ unless otherwise specified			Min	Max	
Rise time, CLKIN <u>4</u> /	t _{r(CI)}	See figure 3 H = 0.5 t _{x(CO)}	9,10,11	All		5	ns
Pulse duration, CLKIN low	t _{w(CIL)}	H = 0.5 t _{c(CO)} External divide-by-two clock option	9,10,11	01,05	11	2/	ns
				02	8	<u>2</u> /	
				03	8	2/	
				04	7	2/	
Pulse duration, CLKIN high	t _{w(CIH)}		9,10,11	01,05	11	2/	ns
				02	8	2/	
				03	8	2/	
				04	7	2/	
Cycle time, CLKOUT1	t _{c(CO)}		9,10,11	01,05	50	<u>4</u> / 75	ns
				02	40	<u>4</u> / 75	
				03	40	<u>4</u> / 75	
				04	30	<u>4</u> / 75	
Delay time, CLKIN2 high to CLKOUT1 high	t _{d(CIH-CO)}		9,10,11	All	2	16	ns
Pulse duration, CLKOUT1 low 4/	t _{w(COL)}		9,10,11	All	H-3	H+2	ns
Pulse duration, CLKOUT1 high 4/	t _{w(COH)}		9,10,11	All	H-3	H+2	ns
Transitory phase-PLL synchronized after CLKIN2 supplied <u>4</u> /	t _p		9,10,11	All	256	1000 t _{C(Cl)}	ns
Cycle time, CLKIN2	t _{c(C2)}		9,10,11	01,05	50	<u>4</u> / 75	ns
				02	40	<u>4</u> / 75	
				03	40	<u>4</u> / 75	
				04	30	<u>4</u> / 75	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 8

	TABLE	l. Electrical performance charac	<u>cteristics</u> - Cor	ntinued.			
Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A subgroups	Device type			Unit
		$ \begin{array}{l} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ Min \leq V_{DD} \leq Max \ \underline{1}/ \\ unless \ otherwise \ specified \end{array} $			Min	Max	
Fall time, CLKIN2 4/	t _{f(C2)}	See figure 3 H = 0.5 t _{c(CO)} External divide-by-one	9,10,11	All		5	ns
Rise time, CLKIN2 4/	t _{r(C2)}	External divide-by-one clock option	9,10,11	All		5	ns
Pulse duration, CLKIN2 low	t _{w(CIL)}		9,10,11	01,05	15	60	ns
				02	11	64	
				03	11	64	
				04	9	66	
Pulse duration, CLKIN2 high	t _{w(CIH)}		9,10,11	01,05	15	60	ns
				02	11	64	
			-	03	11	64	
				04	9	66	
Setup time. address valid before RD low 5/	t _{u(A)R}	See figure 3 H = 0.5 t _{c(CO)} Memory and parallel I/O	9,10,11	All	H-10		ns
Hold time, address valid after RD high 5/	t _{h(A)R}	interface read timing	9,10,11	All	0		ns
Pulse duration, $\overline{\text{RD}}$ low $\underline{4}/\underline{6}/$	t _{w(SL)R}		9,10,11	01-02	H-8		ns
				03-05	H-2		ns
Pulse duration, RD high 4/6/	t _{w(SH)R}		9,10,11	01-02	H-8		ns
				03-05	H-2		ns
Delay time, $\overline{\text{RD}}$ high to $\overline{\text{WE}}$ low	t _{d(D)RW}		9,10,11	All	2H-5		ns
Access time, read data valid from address valid	t _{s(A)}		9,10,11	All		2H-15	ns
Setup ti <u>me.</u> read data valid before RD high	t _{su(D)R}		9,10,11	All	10		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	9

	TABLE I	l. Electrical performance charac	<u>cteristics</u> - Coi	ntinued.			
Test	Symbol	Conditions $-55^{\circ} \text{C} \le \text{T}_{\text{C}} \le +125^{\circ} \text{C}$	Group A subgroups	Device type	Limit	s	Unit
		$ \begin{array}{c} \text{-55}^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq \text{+125}^{\circ}\text{C} \\ \text{Min} \leq \text{V}_{\text{DD}} \leq \text{Max } \underline{1}/\\ \text{unless otherwise specified} \end{array} $			Min	Max	
Setup time, address valid before WE low 5/	t _{su(A)W}	See figure 3 H = 0.5 t _{c(CO)} Memory and parallel I/O	9,10,11	All	H-5		ns
Hold time, address valid after WE high 5/	t _{h(A)W}	9,	9,10,11	All	H-10		ns
Hold time, read data valid after RD high	t _{h(D)R}		9,10,11	All	0		ns
Access time. read data valid after RD low	t _{s(R)}		9,10,11	All		H-10	ns
Pulse duration, WE low 7/	t _{w(SL)W}		9,10,11	01-02	2H-8		ns
				03-05	2H-4	2H+2 <u>4</u> /	
Pulse duration, WE high 7/	t _{w(SH)W}	9.	9,10,11	01-02	2H-8		ns
				03-05	2H-4		
Delay time, WE high to RD low	t _{d(D)WR}		9,10,11	All	3H-10		ns
Setup time, w <u>rite</u> data valid before WE high <u>7</u> /	t _{su(D)W}		9,10,11	All	2H-20	<u>4</u> / 2H <u>8</u> /	ns
Hold tim <u>e.</u> write data valid after WE high \(\tilde{I}\)	t _{h(D)W}		9,10,11	All	H-5	<u>4</u> / H+10	ns
Enable time, WE to data bus driven	t _{en(D)W}		9,10,11	All	-5 <u>4</u> /		ns
Setup time, READY before CLKOUT1 rises	t _{su(R-CO)}	See figure 3 Ready timing for externally generated	9,10,11	All	10		ns
Hold time, READY after CLKOUT1 rises	t _{h(CO-R)}	wait states	9,10,11	All	0		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	10

Test	Symbol	Conditions -55° C ≤ T _O ≤ +125	5°C s	Group A subgroups	Device type	Limits	8	Unit
		-55°C ≤ T _C ≤ +129 Min ≤ V _{DD} ≤ Max unless otherwise spe	: <u>1</u> / ecified	9	3,60	Min	Max	
S <u>etu</u> p time, READY before RD falls	t _{su(R)R}	See figure 3 Ready timing for externally generated		9,10,11	01-02	15		ns
		wait states			03-05	10		
H <u>old</u> time, READY after RD falls	t _{h(R)R}		9	9,10,11	All	0		ns
√ <u>alid t</u> ime, READY after WE falls	t _{v(R)W}			9,10,11	All	H-15		ns
H <u>old</u> time, READY after WE falls	t _{h(R)W}			9,10,11	All	H+5		ns
Setup time, INT1-INT4, NMI, before CLKOUT1 low 9/	t _{su(IN)}	See figure 3 H = 0.5 t _{c(CO)} Reset, interrupt, and BIO timings		9,10,11	All	15		ns
Hold time, INT1-INT4, NMI, after CLKOUT1 low 9/	t _{h(IN)}			9,10,11	All	0		ns
Pulse duration, INT1-INT4, NMI low, synchronous 10/	t _{w(INL)s}			9,10,11	All	4H+15		ns
P <u>uls</u> e duration, INT1-INT4, NMI high, synchronous <u>4</u> / <u>10</u> /	t _{w(INH)s}		9	9,10,11	All	2H+15		ns
P <u>uls</u> e duration, INT1-INT4, NMI low, asynchronous <u>4</u> / <u>10</u> /	t _{w(INL)a}		•	9,10,11	All	6H+15		ns
P <u>uls</u> e duration, INT1-INT4, NMI high, asynchronous <u>4</u> / <u>10</u> /	t _{w(INH)} a		9	9,10,11	All	4H+15		ns
Setup time, RS before X2/CLKIN low	t _{su(R)}		9	9,10,11	All	10		ns
Pulse duration, RS low	t _{w(RSL)}		9	9,10,11	All	12H		ns
Delay time, RS high to reset vector fetch	t _{d(EX)}			9,10,11	All	34H		ns
See footnotes at end of table.		,						
STAN MICROCIRC	NDARD	NG	SIZE A				5	962-94558
DEFENSE SUPPLY COLUMBUS	CENTER CO	OLUMBUS		RE	VISION L		SH	EET 11

	TABLE I	. Electrical performance charac	<u>:teristics</u> - Co	ntinued.			
Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A subgroups	Device type	Limits	s	Unit
		-55° C ≤ T _C ≤ +125° C Min ≤ V _{DD} ≤ Max <u>1</u> / unless otherwise specified			Min	Max	
Pulse duration, BIO low, synchronous	t _{w(BI)s}	See figure 3 Ready timing for externally generated	9,10,11	All	15		ns
Pulse duration, BIO low, asynchronous 4/	t _{w(Bl)a}	-	9,10,11	All	H+15		ns
Setup time, BIO before CLKOUT1 low	t _{su(BI)}		9,10,11	All	15		ns
Hold time, BIO after CLKOUT1 low	t _{h(BI)}		9,10,11	All	0		ns
Setup time, address valid before IAQ low 11/12/	t _{su(A)IAQ}	See figure 3 H = 0.5 t _{c(CO)} Instruction acquisition	9,10,11	All	H-12		ns
Hold t <u>ime.</u> address valid after IAQ low <u>12</u> /	t _{h(A)IAQ}	(ĪAQ), interr <u>upt</u> acknowledge (IACK), external flag (XF), and TOUT timings	9,10,11	All	H-10		ns
Pulse duration, IAQ low 12/	t _{w(IAQL)}	-	9,10,11	All	H-10		ns
Delay time, CLKOUT1 falling to TOUT	t _{d(TOUT)}		9,10,11	All	-6	6	ns
Setup time, address valid before IACK low 12/13/	t _{su(A)IACK}		9,10,11	All	H-12		ns
Hold ti <u>me. a</u> ddress valid after IACK high 12/13/	t _{h(A)IACK}		9,10,11	All	H-10		ns
Pulse duration, IACK low 12/	t _{w(IACKL)}		9,10,11	All	H-10		ns
Pulse duration, TOUT	t _{w(TOUT)}		9,10,11	All	2H-12		ns
Delay time, XF valid after CLKOUT1	t _{d(XF)}		9,10,11	All	0	12	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 12

	TABLE I	Electrical performance charac	<u>teristics</u> - Cor	ntinued.			
Test	Symbol	Conditions -55° C ≤ T _O ≤ +125° C	Group A subgroups	Device type			Unit
		-55° C ≤ T C ≤ +125° C Min ≤ V DD ≤ Max 1/ unless otherwise specified		71	Min	Max	
D <u>elay t</u> ime, HOLD low to HOLDA low 15/	t _{d(H-HA)}	See figure 3 H = 0.5 t External DMA timing	9,10,11	All	4H		ns
Delay time. HOLD high before HOLDA high	t _{d(H++HA)}	14/	9,10,11	All	2H		ns
Disable time, ad <u>dress</u> 3-state before HOLDA low <u>4</u> / <u>16</u> /	t _{dis(M-HA)}		9,10,11	All	H -15		ns
Enable time, HOLDA high to address driven	t _{en(HA-M)}		9,10,11	All	H-5		ns
Delay time, XBR low to IAQ low 4/	t _{d(B-I)}	See figure 3 H = 0.5 t External DMA timing	9,10,11	All	4H	6Н	ns
Delay time, XBR high to IAQ high 4/	t _{d(BHI)}	14/	9,10,11	All	2H	4H	ns
Delay <u>time.</u> read data valid after XSTRB low	t _{d(D)XR}		9,10,11	All		40	ns
Hold time. read data after XSTRB high	t _{h(D)XR}		9,10,11	All	0		ns
Enable time, IAQ low to read data driven 4/ 17/	t _{en(FD)}		9,10,11	All	0	2H	ns
Disable time, XR/W low to data 3-state 4/	t _{dis(W)}		9,10,11	All	0	15	ns
Disable time, IAQ high to data 3-state 4/	t _{dis(FD)}		9,10,11	All		н	ns
Enab <u>le</u> time, data from XR/W going high 4/	t _{en(D)RW}		9,10,11	All		4	ns
Delay time, HOLDA low to XBR low 18/	t _{d(HA-B)}		9,10,11	All	0		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	13

Test	Symbol	Conditions	Group A subgroups	Device type	Limits		Unit
		$ \begin{array}{c} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \text{Min} \leq V_{DD} \leq \text{Max} \ \underline{1}/ \\ \text{unless otherwise specified} \end{array} $	- Subgroupo	type	Min	Max	
Hold time, <u>Write X</u> address hold after XSTRB low	t _{h(XA)W}	See figure 3 H = 0.5 t (CO) External DMA timing 14/	9,10,11	All	15		ns
Delay time, IAQ low to XSTRB low <u>18</u> /	t _{d(I-XS)}	-	9,10,11	All	0		ns
Setup tim <u>e, Xa</u> ddress valid before XSTRB low	t _{su(XA)}		9,10,11	All	15		ns
Setup tim <u>e. Xd</u> ata valid before XSTRB low	t _{su(XD)W}		9,10,11	All	15		ns
Hold tim <u>e. Xd</u> ata hold after XSTRB low	t _{h(WD)W}		9,10,11	All	15		ns
Pulse duration, XSTRB low	t _{w(XSL)}		9,10,11	All	45		ns
Pulse duration, XSTRB high	t _{w(XSH)}		9,10,11	All	45		ns
Setup tim <u>e. R/W</u> valid before XSTRB low	t _{su(XS)RW}		9,10,11	All	20		ns
Hold tim <u>e, re</u> ad Xaddress after XSTRB high	t _{h(XA)R}		9,10,11	All	0		ns
Cycle time, serial port clock 19/	t _{c(SCK)}	See figure 3 H = 0.5 t C(CO) Serial port receive	9,10,11	All	5.2H		ns
Fall time, serial port clock <u>4</u> /	t _{f(SCK)}	timing	9,10,11	All		8	ns
Rise time, serial port clock <u>4</u> /	t _{r(SCK)}		9,10,11	All		8	ns
Pulse duration, serial port clock low/high	t _{w(SCK)}		9,10,11	All	2.1H		ns
Setup time, FSR before CLKR falling edge	t _{su(FS)}		9,10,11	All	10		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 14

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C	Group A subgroups	Device type	Limits		Unit
ı		-55° C ≤ T _C ≤ +125° C Min ≤ V _{DD} ≤ Max <u>1</u> / unless otherwise specified			Min	Max	
Hold time, FSR after CLKR falling edge	t _{h(FS)}	See figure 3 H = 0.5 t _{c(CO)} Serial port receive	9,10,11	All	10		ns
Setup time, DR before CLKR falling edge	t _{su(DR)}	timing	9,10,11	All	10		ns
Hold time, DR after CLKR falling edge	t _{h(DR)}		9,10,11	All	10		ns
Delay time, DX valid after CLKX rising	t _{d(DX)}	H = 0.5 t c(CO) Serial port transmit timing of external clocks and external frames 20/	9,10,11	All		25	ns
Disable time, DX valid after CLKX rising 4/	t _{dis(DX)}		9,10,11	All		40	ns
Hold time, DX valid after CLKX rising	t _{h(DX)}		9,10,11	01-02	-6		ns
				03-05	-5		
Cycle time, serial port clock 19/	t _{c(SCK)}		9,10,11	All	5.2H		ns
Fall time, serial port clock 4/	t _{f(SCK)}		9,10,11	All		8	ns
Rise time, serial port clock <u>4</u> /	t _{r(SCK)}		9,10,11	All		8	ns
Pulse duration, serial port clock low/high	t _{w(SCK)}		9,10,11	All	2.1H		ns
Delay time, FSX after CLKX rising edge	t _{d(FS)}	-	9,10,11	All		2H-8	ns
Hold time, FSX after CLKX falling edge	t _{h(FS)}		9,10,11	All	10		ns
Hold time, FSX after CLKX rising edge 4/ 21/	t _{h(FS)H}		9,10,11	All		2H-8	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 15

Test	Symbol	Conditions -55° C < To < +125° C	Group A subgroups	Device type	Limits		Unit
		$ \begin{array}{c} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \text{Min} \leq V_{DD} \leq \text{Max } \underline{1}/ \\ \text{unless otherwise specified} \end{array} $	oubgi oupo	.,,,,	Min	Max	
Delay time, CLKX rising to FSX	t _{d(FS)}	See figure 3 H = 0.5 t _{C(CO)} Serial port transmit	9,10,11	All		25	ns
Delay time, CLKX rising to DX	t _{d(DX)}	timing of internal clocks and internal frames 20/	9,10,11	All		25	ns
Disable time, CLKX rising to DX 4/	t _{dis(DX)}		9,10,11	All		40	ns
Pulse duration, serial port clock low/high	t _{w(SCK)}		9,10,11	All	4H-20		ns
Hold time, DX valid after CLKX rising	t _{h(DX)}		9,10,11	All	-6		ns
Cycle time, serial port clock <u>19</u> /	t _{c(SCK)}	See figure 3 H = 0.5 t _{c(CO)} Serial port receive timing in TDM mode	9,10,11	All	5.2H		ns
Fall time, serial port <u>4</u> / _clock	t _{f(SCK)}		9,10,11	All		8	ns
Rise time, serial port clock <u>4</u> /	t _{r(SCK)}		9,10,11	All		8	ns
Pulse duration, serial port clock low/high	t _{w(SCK)}		9,10,11	All	2.1H		ns
Setup time, TDAT/TADD before TCLK rising	t _{su(LB)}		9,10,11	All	30		ns
Hold time, TDAT/TADD after TCLK rising	t _{h(LB)}		9,10,11	All	-3		ns
Setup time, TDAT/TADD before TCLK rising 22/	t _{su(SB)}		9,10,11	All	20		ns
Hold time, TDAT/TADD after TCLK rising <u>22</u> /	t _{h(SB)}		9,10,11	All	-3		ns
Setup time, TRFM before TCLK rising edge 23/	t _{su(FS)}		9,10,11	All	10		ns
Hold time, TRFM after TCLK rising edge 23/	t _{h(FS)}		9,10,11	All	10		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	16

	TABLE I. <u>Electrical performance characteristics</u> - Continued.						
Test	Symbol	Conditions -55° C ≤ To ≤ +125° C	Group A subgroups	Device type	Limit	s	Unit
		-55° C ≤ T C ≤ +125° C Min ≤ V DD ≤ Max 1/ unless otherwise specified	3.1.1	31-	Min	Max	
Hold time, TDAT/TADD valid after TCLK rising	t _{h(AD)}	See figure 3 H = 0.5 t _{c(CO)} Serial port transmit timing	9,10,11	All	0		ns
Delay time, TFRM valid after TCLK rising	t _{d(FS)}		9,10,11	All	Н	3H+10	ns
Delay time, TCLK to valid TDAT/TADD	t _{d(AD)}		9,10,11	All		20	ns
Cycle time, serial port clock 19/	t _{c(SCK)}		9,10,11	All	5.2H		ns
Fall time, serial port clock 4/	t _{f(SCK)}		9,10,11	All		8	ns
Rise time, serial port clock <u>4</u> /	t _{r(SCK)}		9,10,11	All		8	ns
Pulse duration, serial port clock low/high	t _{w(SCK)}		9,10,11	All	2.1H		ns

- Unless otherwise specified all test conditions are worst case condition. Clocks can be stopped only while the device executes IDLE2 when using the external divide-by-one clock option. Note that t_n (the transitory phase) will occur when restarting clock from IDLE2 in this mode.
- 2/ All input and output voltage levels are TTL-compatible. Figure 3 shows the tested load circuit and the voltage reference levels.
- 3/ This device utilizes a fully static design and therefore can operate with t_{c(Cl)} approaching ∞. The device is characterized at frequencies approaching 0 Hz but is tested at a minimum of 6.7 MHz to meet device test time requirements.
- 4/ Tested initially and at process and design changes. Thereafter guaranteed, if not tested, to the limits specified in table I. Values are either derived from characterization data or specified by design thereafter.
- 5/ $\overline{A15}$ - $\overline{A0}$, \overline{PS} , \overline{DS} , \overline{IS} , $\overline{R/W}$, and BR timings are all included in timings referenced as address.
- 6/ STRB timing is -3/+5 ns from CLKOUT1 timing on read cycles, following the first cycle after reset, which is always a 7 wait-state cycle.
- TRB and WE edges are 0-4 ns from CLKOUT1 edges on writes. Rising and falling edges of these signals track each other; tolerance of resulting pulse durations is ±2 ns, not ±4 ns.
- 8/ This value holds true for zero or one wait state only.
- 9/ These parameters must be met to use the synchronous timing. Both reset and the interrupts can operate asynchronously. The pulse durations require an extra half-cycle to assure internal synchronization.
- 10/ If in IDLE2, add 4H to these timings.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	17


TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 11/ IAQ goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should be used to latch the valid address. The AVIS bit in the MPST register must be set to zero for the address to be valid when the instruction being addressed resides in on-chip memory.
- 12/ Valid only if the external address reflects the current instruction activity (that is, code is executing on chip with no external bus cycles and AVIS is on, or code is executing off-chip).
- 13/ IACK goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being addressed resides in on-chip memory.
- 14/ X preceding a name refers to external drive of the signal.
- 15/ HOLD is not acknowledged until current external access request is complete.
- 16/ This parameter includes all memory control lines.
- 17/ This parameter refers to the delay between the time the condition (IAQ = 0 and XR/W = 1) is satisfied and the time that the device data lines become valid.
- 18/ XBR, XR/W, and XSTRB lines should be pulled up with a 10-kΩ resistor to assure that they are in an inactive (high) state during the transition period between the device driving them and the external circuit driving them.
- 19/ The serial port design is fully static and therefore can operate with t_{c(SCK)} approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.
- 20/ Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX.
- 21/ If the FSX pulse does not meet this specification, the first bit of serial data will be driven on the DX pin until the falling edge of FSX. After the falling edge of FSX, data will be shifted out on the DX pin. The transmit-buffer-empty interrupt will be generated when the $t_{h(FS)}$ and $t_{h(FS)H}$ specification is met.
- 22/ These parameters apply only to the first bits in the serial bit string.
- 23/ TFRM timing and waveforms shown in Figure 3 are from external TFRM. TFRM can also be configured as internal. The TFRM internal case is illustrated in the transmit timing diagram in Figure 3.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216

SIZE A		5962-94558
	REVISION LEVEL C	SHEET 18







Letter	Milli	meters	Inches		
	Min	Max	Min	Max	
Α	2.79	3.68	0.110	0.145	
b1	0.41	0.56	0.016	0.022	
b2	,	1.22	0.048		
D/E	26.42	27.43	1.040	1.080	
D1/E1	22.8	36 BSC	0.900 BSC		
e1	2.5	2.54 BSC		00 BSC	
e2	1.2	7 BSC	0.05	50 BSC	
L	3.05	3.56	0.120	0.140	
Q	(0.86	0	.034	
Q1	0.15	0.66	0.006	0.026	

Figure 1. Case outline

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	19




Case Y



	Inc	hes	Millim	eters	
Letter	Min	Max	Min	Max	Notes
А		0.116		2.95	
A1		0.091		2.31	
A2	0.002	0.014	0.05	0.35	At braze pads
В	0.009	0.016	0.22	0.41	
B1	0.025	BSC	0.064	BSC	
С	0.005	0.010	0.12	0.26	
D		2.025		51.44	
D1,E1	0.945	0.960	24.00	24.38	
D2,E2	0.800	BSC	20.32	BSC	
D4	0.005	BSC	0.13	BSC	
E		2.025		51.44	
F	1.990	2.015	50.55	51.18	Tie bar dimension
G	1.210) BSC	30.73	BSC	Tie bar dimension
Н	0.195	0.205	4.95	5.21	Tie bar dimension
H1	0.030	0.040	0.76	1.02	Tie bar dimension
K	0.058	0.062	1.4	1.57	4 places

NOTE:All linear dimensions are in inches. Ceramic quad flatpack with flat leads brazed to nonconductive tie-bar carrier. FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 21



Case Z

Dimensions						
Ltr	Millim	neters	Inches			
	Min	Max	Min	Max		
Α		4.57		.180		
A ₁	3.30	3.81	.130	.150		
A ₂		0.51	20.020			
b	0.20	0.30	.008	.012		
С	0.16	BSC	.006 BSC			
D	27.18	27.69	1.070	1.090		
D1	23.72	24.54	.934	.966		
D2	27.64	28.25	1.088	1.112		
D3	20.32 BSC		.800 BSC			
е	0.635 BSC		.025	BSC		
L ₁	0.91	1.17	.036	.046		

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 23

	PIN NO				
Case Z	CASE	CASE	SIGNAL NAME	TYPE	DESCRIPTION
18	1		NC		Reserved
19	2		NC		Reserved
20	3	D8	Voc	Supply	Ground
21 <u></u>	4	D10	V _{SS} V _{SS} NC	Supply	Ground
22	5		NC		Reserved
23	6	E3	D7	I/O/Z	Parallel data port, high-byte (8-pins)
24	7	D2	D6	I/O/Z	
25	8	C1	D5	I/O/Z	
26	9	G3	D4	I/O/Z	
27	10	F2	D3	I/O/Z	
28	11	E1	D2	I/O/Z	
29	12	J3	D1	I/O/Z	
<u>29</u> 30	_13	H2	D0 (LSB)	I/O/Z	
31	14	G1	TMS	l	JTAG test mode
32	15	C3	VDD VDD TCK	Supply	+5 V
33	16	D4	VDD VDD	Supply	+5 V
34 35	17	J1	TCK		JTAG test clock
<u>35 </u>	_18	D12	V _{ee}	Supply	Ground
<u> 36 </u>	19	F4	VSS NC	Supply	Ground
36 37	20		NC		Reserved
38	_21	L1	ĪNT1	1	Interrupt #1
39	_22	N1	INT2	1	Interrupt #2
40	_23	M2	INT3	1	Interrupt #3
41	_24	L3	INT4	1	Interrupt #4
42	25	R1	NMI	1	Nonmaskable interrupt
<u>43</u>	_26	P2	DR	1	Serial Port 1 data receive
<u>44</u>	_27	N3	TDR	1	Serial Port 2 data receive
45	_28	T2	FSR	1	Serial Port 1 receiver frame sync
<u>46</u>	29	R3	CLKR	<u> </u>	Serial Port 1 receiver clock
47	30	E5	V _{DD} VDD NC	Supply	+5 V
48	31	E7	V _{DD}	Supply	+5 V
<u>49</u>	_32		NC		Reserved
50	33		NC		Reserved
<u>51</u> 52	34		NC		Reserved
<u>52</u>	35	ļ	NC	<u> </u>	Reserved
<u>53</u>	36	H4	V _{SS} V _S S A0 (LSB)	Supply	Ground
<u>54</u> 55	37	K2	V _{SS} .	Supply	Ground
<u>55</u>	38	U5	AO (LSB)	I/O/Ż *	Parallel port address bus (10 pins)
<u>56</u> 57	39	V4	A1 //O/Z	_	
<u>57</u>	40	W3	A2 1/O/Z	_	
<u>58</u>	41	<u>U7</u>	A3 I/O/Z	_	
<u>59</u>	42	V6	A4 1/0/Z	_	
<u>60</u>	43 44	W5	A5 I/O/Z	_	
61 62	44	U9	A6 I/O/Z	_	
<u>62</u>	45	V8	A7	_	
63	46	W7	A8 I/O/Z	_ ,	
64 65	47	W9	A9 I/O/Z	_ _ .	L = 1.
<u>65</u>	48	E9	<u>V</u> DD	Supply	+5 V
66 67	49	E11	V _{DD} VDD TDI	Supply	+5 V
67	_50	V10	I DI	<u> </u>	JTAG scan input

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 24

	PIN n	o.			
Case	Case	Case	Signal name	Туре	Description
68	51	K4	Voc	Supply	Ground
69	52	M4	V _{SS} V _{SS} NC	Supply	Ground
70	53		NS		Reserved
71	54	W11	CLKMD1	1	Clock mode pin 1
72	_55_	W13	A10	I/O/Z	Parallel port address bus (6 pins)
73	56	V12	A11	I/O/Z	_
74	57	U11	A12	I/O/Z	_
75	_58	W15	A13	I/O/Z	_
76	_59_	V14	A14	I/O/Z	_
77	_60_	U13	A15	I/O/Z	
78	61		NC		Reserved
79	62		NC	.	Reserved
80	63	E13	V _{DD}	Supply	+5 V
81 82	64	G5	K BD	Supply O/Z	+5 V
82	65	V16			Read enable
83	66	U15	WE NO	O/Z	Write enable
84	67		NC NC		Reserved
<u>85</u>	68	D4	NC	0	Reserved
86	69	P4 T4	V _{SS}	Supply	Ground
87	70	14	VSS NC	Supply	Ground
88 89	71 72	R17	NC DC	0/7	Reserved
90	73	T18	<u>DS</u> IS	O/Z O/Z	Data space select VO space select
90 91	$\frac{73}{74}$	U19	PS	0/Z 0/Z	
91 92	$\frac{74}{75}$	N17	R/W	1/O/Z	Program space select Read/Write
93	76	P18	STRB	I/O/Z	External parallel access active
94	$\frac{70}{77}$	R19	BR	I/O/Z	Bus request
95	78	L17	CLKIN2	1	Divide-by-one clock input
96	79	M18	X2/CLKIN2	† i	Divide-by-two clock input
97	80	N19	X1	 	Oscillator output
98	81	J5	V _{DD}	Supply	+5 V
99	82	L5		Supply	+5 V
100	83	L19	TBB	O/Z	JTAG scan output
101	84	T6	V _{SS}	Supply	Ground
102	85	T8	V _{SS}	Supply	Ground
103	86	K18	VSS CLKMD2	1	Clock mode pin 2
104	87	J19	FSX	I/O/Z	Serial port 1 transmitter frame sync
105	88	G19	TFSX/TFRM	I/O/Z	Serial port 2 transmitter frame sync
106	89	H18	DX	O/Z	Serial port 1 transmitter output
107	90	J17	TDX	O/Z	Serial port 2 transmitter output
108	91	E19	HOLDA	O/Z	Hold acknowledge
109	92	F18	XF	O/Z	External flag
110	93	G17	CLKOUT1	O/Z	Machine clock output
111	94		NC IACK		Reserved
112	95	E17	TACK	O/Z	Interrupt acknowledge
113	96	N5	V _{DD}	Supply	+5 V
114	97	R5		Supply	+5 V
<u>115</u>	98		NC NC		Reserved
<u>116</u>	99		NC		Reserved
117	100		NC NC		Reserved

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 25

	PIN no.				
Case Z	Case Y	Case X	Signal name	Туре	Description
118	101	B18	EMU0	I/O/Z	Emulator interrupt 0
119	102	A19	EMU1/OFF	I/O/Z	Emulator interrupt 1
120	103	T10	V _{SS} V _{SS} TOUT	Supply	Ground
<u>121</u>	104	T12	V _{SS}	Supply	Ground
122	105	C15		O/Ż	Timer output
123	106	B16	TCLKX	I/O/Z	Serial port 2 transmitter clock
124	107	A17	CLKX	I/O/Z	Serial port 1 transmitter clock
<u>125</u>	108	C13	TF\$R/TADD	I/O/Z	Serial port 2 receive frame/address
<u>126</u>	109	B14	TCLKR	ı	Serial port 2 receiver clock
127	110	A15	RS		Device reset
128	111	C11	READY	ı	External access ready to complete
129	112	B12	HOLD	l	Request access of local memory
130	113	A13	BIO		Bit I/O pin
<u>131</u>	114	R7	VDD-	Supply	+5 V
132	115	R7		Supply	+5 V
1	116	A11	ĬĀĊ	O <i>İ</i> Ż	Instruction acquisition
2	117	A9	TRST	1	JTAG test request
3	118	B10	V _{SS}	Supply	Ground
<u>4</u> 5	119	D6	<u> </u>	Supply	Ground
5	120	A7	MP/MC	1,,,,	Microprocessor/microcomputer mode select
6	121	B8	D15 (MSB)	I/O/Z	Parallel data port, high-byte (8 pins)
7	122	C9	D14	I/O/Z	
<u>8</u> 9	123	A5	D13	I/O/Z	
9	124	B6	D12	I/O/Z	
10	125	C7	D11	I/O/Z	
11	126	A3	D10	I/O/Z	
12	127	B4	D9	I/O/Z	
13	128	C5	D8	I/O/Z	
14 15	129	A1	V _{DD}	Supply	+5 V
15	130	B2	VDD	Supply	+5 V
16	131		NCP	,,,,	Reserved
17	132		NC		Reserved


NOTES: NC = No Connect.

Case X additional

Case X additional connections: V_{DD}: R11, E15, G15,J15, L15, N15, R13, R15, T16, U17, V18, W17, W19 V_{SS}: T14, U1, U3, V2, W1, C17, C19, D14, D16, D18, F16, H16, K16, M16, P16

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 26



Where: I_{OL} = 2.0 mA (all outputs) I_{OH} = 300 μ A (all outputs) V_{LOAD} = 1.5 V C_{T} = 80 pF typical load circuit capacitance.

Test load circuit

TTL-output levels are driven to a minimum logic-high level of 2.4 volts and to a maximum logic-low level of 0.6 volt.



TTL-level outputs

TTL-output transition times are specified as follows:

For a high-to-low transition, the level at which the output is said to be no longer high is 2.0 volts, and the level at which the output is said to be low is 1.0 volt.

For a low-to-high transition, the level at which the output is said to be no longer low is 1.0 volt, and the level at which the output is said to be high is 2.0 volts.



TTL-compatible input transition times are specified as follows:


For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2.0 volts, and the level at which the input is said to be low is 0.8 volt.

For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 volt, and the level at which the input is said to be high is 2.0 volts.

TTL-level inputs

FIGURE 3. Timing waveforms


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 27




NOTE: All timings are for 0 wait states. However, external writes always require two cycles to prevent external bus conflicts. The above diagram illustrates a one-cycle read and a two-cycle write and is not drawn to scale. All external writes immediately preceded by an external read or immediately followed by an external read require three machine cycle.

FIGURE 3. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 28




Ready timing for externally generated wait states during an external read cycle




Ready timing for externally generated wait states during an external write cycle

FIGURE 3. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 29



Reset, interrupt, and BIO timings




NOTE: IAQ and IACK are not affected by wait states.

IAQ, IACK, and XF timings example with two external wait states

FIGURE 3. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 30





NOTE:

A15 - A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as address bus/control signals.


FIGURE 3. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 31





SERIAL PORT TRANSMIT TIMING OF EXTERNAL CLOCKS AND EXTERNAL FRAMES




SERIAL PORT TRANSMIT TIMING OF INTERNAL CLOCKS AND INTERNAL FRAMES


NOTE: Depending on whether information is sent in an 8-bit or 16-bit packet.

FIGURE 3. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 32




SERIAL PORT RECIEVE TIMING IN TDM MODE



SERIAL PORT TRANSMIT TIMING IN TDM MODE

FIGURE 3. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 33



Internal hardware summary		
•		- ·
Unit	Symbol	Function
Accumulator	ACC(32) ACCH(16) ACCL(16)	A 32-bit accumulator accessible in two halves: ACCH (accumulator high) and ACCL (accumulator low). Used to store the output of the ALU.
Accumulator buffer	ACCB(32)	A register used to temporarily store the 32-bit contents of the accumulator. This register has a direct path back to the ALU and therefore can be arithmetically or logically acted upon with the ACC.
Arithmetic logic unit	ALU	A 32-bit twos-compliment arithmetic logic unit having two 32-bit input ports and one 32-bit output port feeding the accumulator.
Auxiliary register arithmetic unit	ARAU	An unsigned 16-bit arithmetic unit used to calculate indirect addresses using the auxiliary, index, and compare registers as inputs.
Auxiliary register compare	ARCR(16)	A 16-bit register used as a limit to compare indirect address against.
Auxiliary register file	AUXREGS	A register file containing eight 16-bit auxiliary registers (AR0-AR7) used for indirect data address pointers, temporary storage, or integer arithmetic processing through the ARAU.
Auxiliary register buffer	ARB(3)	A 3-bit register that holds the previous value contained in the ARP. These bits are stored in $\ensuremath{ST1}$.
Auxiliary register pointer	ARP(3)	A 3-bit register used as a pointer to the currently selected auxiliary register. These bits are stored in $\ensuremath{ST0}.$
Block move address register	BMAR(16)	A 16-bit register that holds an address value for use with block moves or multiply/accumulates.
Block repeat active flag	BRAF(1)	A 1-bit flag indicating that a block repeat is currently active. This bit is normally set when the RPTB instruction is executed and cleared when the BRCR register decrements below zero. This bit resides in the PMST register.
Block repeat address end register	PAER(16)	A 16-bit memory-mapped register containing the end address of the segment of code being repeated.
Block repeat address start register	PASR(16)	A 16-bit memory-mapped register containing the start address of the segment of code being repeated.
Block repeat counter register	BRCR(16)	A 16-bit memory-mapped counter register used to limit the number of times the block is to be repeated.
Bus interface module	BIM	A buffered interface used to pass data between the internal data and program buses.
Bus request	ВR	This signal indicates that a data access is mapped to global memory space as defined by the GREG register.
Carry	С	This bit stores the carry output of the ALU. This bit resides in ST1.
Central arithmetic logic unit	CALU	The grouping of the ALU, multiplier, accumulator, and scaling shifters.
Circular buffer control register	CBCR(8)	An 8-bit register used to enable/disable the circular buffers and define which auxiliary registers are mapped to the circular buffers.

FIGURE 4. Functional block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558	
		REVISION LEVEL C	SHEET 35	

Unit	Symbol	Function
Circular buffer	CBER(16)	Two 16-bit registers indicating circular buffer end addresses. CBER1 and end address CBER1(16)CBER2 are associated with circular buffers one and two, respectively. CBER2(16)
Circular buffer	CBSR(16)	Two 16-bit registers indicating circular buffer start addresses. CBSR1 and start address CBSR1(16)CBSR2 are associated with circular buffers one and two, respectively. CBSR2(16)
Compare of program	COMPARE	This circuit compares the current value in the PC to the value in PAER if address BRAF is active. If the compare shows equal, then the PASR is loaded into the PC.
Configure	RamCNF	This bit indicates whether on-chip dual-access RAM blocks are mapped to program or data space. The CNF bit resides in ST1.
Data bus	DATA	A 16-bit bus used to route data.
Data memory	Data	This block refers to data memory used with the core and defined in specific MEMORY device descriptions. It refers to both on- and off-chip memory blocks indata memory space.
Data memory	DATA	A 16-bit bus that carries the address for data memory accesses. Address bus ADDRESS
Data memory address	DMA(7)	A 7-bit register containing the immediate relative address within a 128-word immediate registerdata page.
Data memory page	DP(9)	A 9-bit register containing the address of the current page. Data pages are pointer 128 words each, resulting in 512 pages of addressable data memory space(some locations are reversed).
Data RAM map bit	RAM(1)	This bit indicates if the single-access RAM is mapped into data space.
Direct data memory	DRB(16)	A 16-bit bus that carries the direct address for the data memory, which the address bus concatenation of the DP register and the seven LSBs of the instruction (DMA).
Dynamic bit	DBMR(16)	A 16-bit memory-mapped register used as a mask input to the PLU in the manipulation register absence of a long immediate value.
Dynamic bit pointer	TREG2(4)	A 4-bit register that holds a dynamic bit pointer for the BITT instruction.
Dynamic shift count	TREG1(5)	A 5-bit register that holds a dynamic prescaling shift count for data inputsto the ALU
External Flag	XF(1)	This bit drives the level of the external flag pin and resides in ST1.
Global memory	GREG(8)	An 8-bit memory-mapped register for specifying the size of the global memory allocation register space.
Hold mode	HM(1)	This bit resides in ST1 and determines whether the CALU will stop or continue when the HOLD signal initiates a power-down mode.
Index register	INDX(16)	This 16-bit memory-mapped register specifies increment sizes greater than 1 for indirect addressing updates. In bit-reversed addressing, the index register defines the array size.
Index register enable	NDX(1)	This bit determines whether a modification or write to AR0 writes also to INDX and ARCR to maintain compatibility with the device. This bit resides in the PMST register.

FIGURE 4. Functional block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	36

Internal hardware summary	- Continued.					
Unit	Symbol		Function	n		
Interrupt flag register	IFR(16)	A 16-bit flag registe mapped register.	A 16-bit flag register used to latch the active-low interrupts. The IFR is a memory-mapped register.			
Interrupt mask bit	INTM(1)	The interrupt mask ST0.	bit globally masks	or enables all interupts. T	his bit resides in	
Interrupt number	INT#(4)		ither the interrupt-	eing sent to the CPU to be processing circuitry or, in the		
Interrupt pointer	IPTR(5)	Five bits pointing to system. These bits	the 2K page whe reside in the PMS	re the interrupt vectors cur GT register.	rently reside in the	
Interrupt mask register	IMR(16)	A 16-bit memory-ma	apped register use	d to mask interrupts.		
Microcall stack	MCS(15-0)	being used to addre	ess data memory v	tores the contents of the P vith the block move (BLDD, ead/write (TBLR/TBLW) in	/BLPD), multiply-	
Microprocessor	/MP/MC	This bit resides in the PMST register and indicates whether the on-chip ROM microcomputer mode is mapped into program address space.			on-chip ROM	
Multiplexer	MUX	A bus multiplexer used to select the source of operands for a bus or execution unit, depending on the nature of the current instruction.			s or execution unit,	
Multiplier	MULTIPLIEF	R A 16 X 16-bit parallel multiplier.				
Overflow flag	OV(1)	This bit resides in ST0 and indicates an overfow in an arithmetic operation in the ALU.			operation in the	
Overflow mode	OVM(1)	This bit resides in ST0 and determines whether an overflow in the ALU will wrap around or saturate.				
Overlay to data space	OVLY(1)	This bit resides in the PMST register and determines whether the on-chip single-access memory will be addressable in data address space.				
Parallel logic unit	PLU	A 16-bit logic unit that executes logic operations from either long immediate operands or the contents of the DBMR directly upon data locations without interfering with the contents of the CALU registers.				
Prefetch counter	PFC(15-0)	A 16-bit counter used to prefetch program instructions. The PFC contains the address of the instruction currently being prefetched. It is updated when a new prefetch is initiated. The PFC can slo address program memory when the block move (BLPD), multiply-accumulate (MAC/MACD), and table read/write (TBLR/TBLW) instructions are used and can address data memory when the block move (BLDD) instruction is used.				
Prescaler count register	COUNT(4)	A four-bit register that contains the value for the prescaling operation. When the register contents are used as prescaling data, this register is loaded from the dynaic shift count or from the instruction. In conjunction with the BIT and BITT instructions, this register is loaded from the dynamic bit pointer or the instruction word.				
Product register	PREG(32)	A 32-bit product register used to hold the multipliers product. The high and low words of the PREG can be accessed individually.				
Program bus	PROG DATA A 16-bit bus used to route instructions(and data for the MAC and MACD instructions).					
Program counter	Program counter PC(16) A 16-bit program counter used to address program memory sequentially. The PC always contains the address of the next instruction to be fetched. The PC contents are updated following each instruction decode operation.				uentially. The PC I. The PC contents	
FIGURE 4. Functional block diagram - Continued.						
ST	ANDARD		SIZE		5062-04559	

STANDARD MICROCIRCUIT DRAWING	A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	37

Internal hardware summary -	Continued.			
Unit	Symbol		Function	
Program memory	PROGRAM	This block refers to program memory used with the core and defined in MEMO specific device descriptions. It refers to both on- and off-chip memory blocks accessed in program memory space.		
Program memory	PROG	A 16-bit bus that carries the	program memory address. address bus ADDRESS	
Prescaling shifter	PRESCALEI	A 0- to 16-bit left barrel shifter used to prescal coming into the ALU. Also used to align data multprecision operations. This shifter is also used to a 0- to 16-bit right barrel shifter of the ACC.		
Postscaling shifter	POSTSCAL	A 0- to 7-bit left barrel shifter used to postscale d coming out of the CALU.		
Product shifter	P-SCALER	A 0-, 1-, or 4-bit left shifter that can remove extra sign bits (gained in the multiply operation) when fixed-point arithmetic is used; or a 6-bit right shifter that can scale the products down to avoid overflow in the accumulation process.		
Product shifter mode	PM(2)	These two bits define the product shifter mode; They reside in ST1.		
Repeat conter	RPTC(16)	A 16-bit counter used to con	trol the repeated execution of a single instruction.	
Sign extension mode	SXM(1)	This bit resides in ST1 and extended or not.	controls whether the arithmetic operation will be sign-	
Stack	STACK	An 8 X 16-bit hardware stack ACCL and data meory value	k used to store the PC during interrupts and calls. The s may also be pushed onto and popped from the stack.	
Status registers	ST0 ST1 PMST	Three 16-bit status registers that contain status and control bits.		
Temporary multiplicand	TREG0(16)	A 16-bit register that temporarily holds an operand for the multiplier.		
Temporary registers enable	TRM(1)	This bit defines whether an LT(A,D,P,S) instruction loads all three of the TREGs(0,1,2) to maintain compatibility with the device or loads just TREG0. This bit resides in the PMST register.		
Test/control flag	TC(1)	This bit resides in ST1 and	stores the results of ALU or PLU test bit operations.	

FIGURE 4. Functional block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		C	38

Instruction code	Instruction name
00000000	EXTEST
1111111	BYPASS
0000010	SAMPLE
00000110	HIGHZ
0000011	PRIVATE1
00100000	PRIVATE2
00100001	PRIVATE3
00100010	PRIVATE4
00100011	PRIVATE5
00100100	PRIVATE6
00100101	PRIVATE7
00100110	PRIVATE8
00100111	PRIVATE9
00101000	PRIVATE10
00101001	PRIVATE11

FIGURE 5. Boundary scan instruction codes.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 39

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes N. Q. and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes N. Q. and V.</u> Qualification inspection for device classes N. Q. and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A. B. C. D. and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group Ainspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures. All input and output terminals shall be tested.
 - 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 40

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)		
	Device class M	Device class N	Device class Q	Device class V
Interim electrical parameters (see 4.2)				
Final electrical parameters (see 4.2)	1,2,3,7,8, 9,10,11 <u>1</u> /	1,2,3,7,8, 9,10,11 <u>1</u> /	1,2,3,7,8, 9,10,11 <u>1</u> /	1,2,3,7,8, 9,10,11 <u>2</u> /
Group A test requirements (see 4.4)	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8,9, 10,11	1,2,3,4,7,8,9, 10,11	1,2,3,4,7,8,9, 10,11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)				

- 1/ PDA applies to subgroup 1.2/ PDA applies to subgroups 1 and 7.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ} C$, minimum.
 - Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes N, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25$ °C ± 5 °C, after exposure, to the subgroups specified in table II herein.
 - When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 41

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614)692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows:

Signal name

Signal description

ADDRESS AND DATA BUSES

A0 - A15 Parallel address bus. Multiplexed to address external data. program memory, or I/O. A0 - A15 are in the high-impedance state in hold mode and when OFF is active (low). These signals are used as inputs for external DMA access of the on-chip single-access RAM. They become inputs while

HOLDA is active (low) if BR is externally driven low.

Parallel data bus. Multiplexed to transfer data between the core CPU and external data, program D0 - D15 memory, or I/O devices. D0 - D15 are in the high-impedance state when not outputting data, when RS or HOLD is asserted, or when OFF is active (low). These signals are also used in external DMA

access of the on-chip single-access RAM.

MEMORY CONTROL SIGNALS

DS. PS. IS Data, program, and I/O space select signals. Always high unless asserted for communicating to a particular external space. DS, PS, and IS are in the high-impedance state in hold mode or when

OFF is active (low).

READY Data ready input. Indicates that an external device is prepared for the bus transaction to be

completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a BR (bus request)

signal.

R/W Read/Write. Indicates transfer direction during communication to an external device. Normally in

> read mode (high) unless asserted for performing a write operation. R/W is in the high-impedance state in hold mode or when OFF is active (low). Used in external DMA access of the 9K RAM cell. While HOLDA and IAQ are active (low), this signal is used to indicate the direction of the data bus

for DMA reads (high) and writes (low).

STRB Strobe. Always high unless asserted to indicate an external bus cycle. STRB is in the

high-impedance state in the hold mode or when OFF is active (low). Used in external DMA access of the on-chip single-access RAM. While HOLDA and IAQ are active (low), this signal is used to

select the memory access.

 \overline{RD} Read select. Indicates an active external read cycle and can connect directly to the output enable

(OE) of external devices. This signal is active on all external program, data, and I/O reads. RD is in

the high-impedance state in hold mode or when OFF is active (low).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL C	SHEET 42

Signal name Signal description

WF Write enable. The falling edge indicates that the device is driving the external data bus (D15 - D0).

Data can be latched by an external device on the rising edge of WE. This signal is active on all external program, data, and I/O writes. WE is in the high-impedance state in hold mode or when

OFF is active (low).

MULTIPROCESSING SIGNALS

HOLD Hold. Asserted to request control of the address, data, and control lines. When acknowledged by

the device, these lines go to the high-impedance state.

HOLDA Hold acknowledge. Indicates to the external circuitry that the processor is in a hold state and that

the address, data, and memory control lines are in the high-impedance state so that they are available to the external circuitry for access of local memory. This signal also goes to the high-impedance state when OFF is active (low).

 $\overline{\mathsf{BR}}$ Bus request. Asserted during access of external global data memory space. READY is asserted

when the global data memory is available for the bus transaction. BR can be used to extend the data memory address space by up to 32K words. BR goes to the high-impedance state when OFF is active low. BR is used in external DMA access of the on-chip single-access RAM. While HOLDA is active (low), BR is externally driven (low) to request access to the on-chip single-access RAM.

Instruction acquisition. Asserted (active) when there is an instruction address on the address bus; goes into the high-impedance state when OFF is active (low). IAQ is also used in external DMA ĪĀQ

access of the on-chip single-access RAM. While HOLDA is active (low), IAQ acknowledges the BR request for access of the on-chip single-access RAM and stops indicating instruction acquisition.

BIO Branch control. Samples as the BIO condition. If low, the device executes the conditional

instruction. BIO must be active during the fetch of the conditional instruction.

XF External flag (latched software-programmable signal). Set high or low by a specific instruction or by

loading status register 1 (ST1). Used for signaling other processors in multiprocessor configurations or as a general-purpose output. XF goes to the high-impedance state when OFF is active (low) and

is set high at reset.

IACK Interrupt acknowledge. Indicates receipt of an interrupt and that the program counter is fetching the

interrupt vector location designated by A15 - A0. IACK goes to the high-impedance state when OFF

is active (low).

INITIALIZATION, INTERRUPT, AND RESET OPERATIONS

INT1-INT4 External interrupts. Prioritized and maskable by the interrupt mask register (IMR) and interrupt mode

bit (INTM, bit 9 of status register 0). These signals can be polled and reset via the interrupt flag

register.

NMI Nonmaskable interrupt. External interrupt that cannot be masked via INTM or IMR. When NMI is

activated, the processor traps to the appropriate vector location.

RS Reset. Causes the device to terminate execution and forces the program counter to zero. When RS

is brought to a high level, execution begins at location zero of program memory.

MP/MC

Microprocessor/microcomputer select. If active (low) at reset (microcomputer mode), the signal causes the internal program ROM to be mapped into program memory space. In the microprocessor mode, all program memory is mapped externally. This signal is sampled only during reset, and the mode that is set at reset can be overridden via the software control bit MP/MC in the PMST register.

OSCILLATOR/TIMER SIGNALS

CLKOUT1 Master clock (or CLKIN2 frequency). CLKOUT1 cycles at the machine-cycle rate of the CPU. The

internal machine cycle is bounded by the rising edges of this signal. This signal goes to the

high-impedance state when OFF is active (low).

STANDARD MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216**

SIZE A		5962-94558
	REVISION LEVEL C	SHEET 43

<u>Signal name</u>	<u>Signal descri</u>	ption		
CLKMD1, CLKM	X2/CLKIN1 pir 0 1 Reserved for t 1 0 External divide Internal oscilla 1 1 Internal or exte	n. Internal oscillate test purposes. e-by-one option. In tor is disabled and ernal divide-by-two	o option. Input clock provid or and PLL disabled. nput clock provided to CLK d internal PLL is enabled. o option. Input clock provid enabled and internal PLL i	IN2.
X2/CLKIN	Input to the internal oscillator from to be input to the device on X2/CLKIN	Input to the internal oscillator from the crystal. If the internal oscillator is not being used, a clock may be input to the device on X2/CLKIN. The internal machine cycle is half this clock rate.		
X1	Output from the internal oscillator for left unconnected. This signal does	or the crystal. If the not go to the high-	e internal oscillator is not us -impedance state when OF	sed <u>, X1</u> should be F is active (low).
CLKIN2	Divide-by-one input clock for driving	the internal mach	ine rate.	
TOUT	Timer output. TOUT signals a puls CLKOUT1 cycle wide.	e when the on-chi	p timer counts down past z	ero. The pulse is a
SUPPLY PINS				
VDD1 - VDD4	Power supply for data bus			
VDD5 - VDD6	Power supply for address bus			
VDD7 - VDD8	Power supply for inputs and interna	l logic		
VDD9 - VDD10	Power supply for address bus			
VDD11 - VDD12	Power supply for memory control sign	Power supply for memory control signals		
VDD13 - VDD14	Power supply for inputs and interna	Power supply for inputs and internal logic		
VDD15 - VDD16	Power supply for memory control sign	Power supply for memory control signals		
VSS1 - VSS2	Ground for memory control signals	Ground for memory control signals		
VSS3 - VSS6	Ground for data bus	Ground for data bus		
VSS7 - VSS10	Ground for address bus			
VSS11 - VSS12	Ground for memory control signals			
VSS13 - VSS16	VSS13 - VSS16 Ground for inputs and internal logic			
SERIAL PORT SIGNAL	S			
CLKR, TCLKR	receive) into the RSR (serial port re If the serial port is not being used, the	Receive clock. External clock signal for clocking data from DR (data receive) or TDR (TDM data receive) into the RSR (serial port receive shift register). Must be present during serial port transfers. If the serial port is not being used, these signals can be sampled as an input via the IN0 bit of the serial port control (SPC) or TDR serial port control (TSPC) registers.		
CLKX, TCLKX	(TDM data transmit pins). CLKX ca set to 0. It can also be driven by the to 1. If the serial port is not being us	Transmit clock. Clock signal for clocking data from the DR or TDR to the DX (data transmit) or TDX (TDM data transmit pins). CLKX can be an input if the MCM bit in the serial port control register is set to 0. It can also be driven by the device at 1/4 the CLKOUT1 frequency when the MCM bit is set to 1. If the serial port is not being used, this pin can be sampled as an input via the IN1 bit of the SPC or TSPC register. This signal goes into the high-impedance state when OFF is active (low).		
DR, TDR	Serial data receive. Serial data is reTDR.	eceived in the RSf	R (serial port receive shift re	egister) via DR or
	STANDARD OCIRCUIT DRAWING	SIZE A		5962-94558
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216			REVISION LEVEL	SHEET

С

44

COLUMBUS, OHIO 43216

Signal name Signal description

Serial port transmit. Serial data transmitted from XSR (serial port transmit shift register) via DX or DX, TDX

TDX. This signal is in the high-impedance state when not transmitting and when OFF is active

(low).

Frame synchronization pulse for receive. The falling edge of FSR or TFSR initiates the data receive FSR, TFSR/TADD

process, which begins the clocking of the RSR. TFSR becomes an input/output (TADD) pin when the serial port is operating in the TDM mode (TDM bit = 1). In TDM mode, this pin is used to input/output the address of the port. This signal goes into the high-impedance state when OFF is

active (low).

Frame synchronization pulse for transmit. The falling edge of FSX/TFSX initiates the data transmit FSX, TFSX/TFRM

process, which begins the clocking of the XSR. Following reset, the default operating condition of FSX/TFSX is an input. This pin may be selected by software to be an output when the TXM bit in the serial control register is set to 1. This signal goes to the high-impedance state when OFF is active (low). When operating in TDM mode (TDM bit = 1), TFSX becomes TFRM, the TDM frame

synchronization pulse.

TEST SIGNALS

TCK JTAG test clock. This is normally a free-running clock with a 50% duty cycle. The changes of TAP

(test access port) input signals (TMS and TDI) are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the TAP output signal

(TDO) occur on the falling edge of TCK.

TDI JTAG test data input. TDI is clocked into the selected register (instruction or data) on a rising edge

of TCK.

TDO JTAG test data output. The contents of the selected register (instruction or data) is shifted out of

TDO on the falling edge of TCK. TDO is in the high-impedance state except when scanning of data is in progress. This signal also goes to the high-impedance state when OFF is active (low).

TMS JTAG test mode select. This serial control input is clocked into the test access port (TAP) controller

on the rising edge of TCK.

TRST JTAG test reset. Asserting this signal gives the JTAG scan system control of the operations of the

device. If this signal is not connected or is driven low, the device operates in its functional mode and

the JTAG signals are ignored.

Emulator pin 0. When TRST is driven low, EMU0 must be high for activation of the OFF condition (see EMU1/OFF). When TRST is driven high, EMU0 is used as an interrupt to or from the emulator EMU0

system and is defined as input/output put via JTAG scan.

EMU1/OFF Emulator 1/OFF. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the

emulator system and is defined as input/output via JTAG scan. When TRST is driven low. EMU1/OFF is configured as OFF. When the OFF signal is active (low), all output drivers are in the high-impedance state. OFF is used exclusively for testing and emulation purposes (not for

multiprocessing applications). For the OFF condition, the following conditions apply:

° TRST = Low ° EMU0 = High

° EMU1/OFF = Low

RESERVED Reserved (Case Y only). This pin should be left unconnected.

6.6 Sources of supply.


6.6.1 <u>Sources of supply for device classes N, Q, and V</u>. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 45

10. SCOPE

- 10.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QML plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.
 - 10.2 PIN. The PIN is as shown in the following example:



- 10.2.1 RHA designator. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
- 10.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01 <u>1</u> /	320C50A	Digital signal processor, 40 MHz
02 <u>1</u> /	320C50A	Digital signal processor, 50 MHz
03	320C50	Digital signal processor, 50 MHz
04	320C50	Digital signal processor, 66 MHz
05	320C50	Digital signal processor, 40 MHz

10.2.3 Device class designator.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

- 10.2.4 Die code. The die code designator shall be a number 9 for all devices supplied as die only with no case outline.
- 10.2.5. <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.
 - 10.2.5.1 Die physical dimensions.

Die type Figure number
03 - 05 A-1

10.2.5.2. Die bonding pad locations and electrical functions.

Die type Figure number
03 - 05 A-1

1/ Device type 01 and 02 are not available as QML die only.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 46

10.2.5.3. Interface materials.

Die type Figure number

03 - 05 A-1

10.2.5.4. Assembly related information.

Die type Figure number

03 - 05 A-1

10.3. <u>Absolute maximum ratings</u>.

See paragraph 1.3 within the body of this drawing for details.

10.4 Recommended operating conditions.

See paragraph 1.4 within the body of this drawing for details.

- 20. APPLICABLE DOCUMENTS.
- 20.1 <u>Government specifications, standards, bulletin, and handbooks</u>. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

HANDBOOK

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

- 20.2. Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
- 30. REQUIREMENTS
- 30.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit or function as described herein.
- 30.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.
 - 30.2.1 Die physical dimensions. The die physical dimensions shall be as specified in 10.2.5.1 and on figures A-1.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 47

- 30.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in 10.2.5.2 and on figures A-1.
 - 30.2.3 Interface materials. The interface materials for the die shall be as specified in 10.2.5.3 and on figures A-1.
 - 30.2.4 Assembly related information. The assembly related information shall be as specified in 10.2.5.4 and figures A-1.
- 30.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.
- 30.4 <u>Electrical test requirements</u>. The test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.
- 30.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in 10.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- 30.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 60.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- 30.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

40. QUALITY ASSURANCE PROVISIONS

- 40.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not effect the form, fit or function as described herein.
- 40.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:
 - a) Wafer lot acceptance for Class V product using the criteria defined within MIL-STD-883 test method 5007.
 - b) 100% wafer probe (see paragraph 30.4).
 - c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 test method 2010 or the alternate procedures allowed within MIL-STD-883 test method 5004.
- 40.3 Conformance inspection.
- 40.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see 30.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein.
 - 50. Die carrier
- 50.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

6.0 NOTES

- 60.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.
- 60.2 Comments. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43216-5000 or telephone (614)-692-0536.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 48

60.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined within MIL-PRF-38535 and MIL-STD-1331.

60.4 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see 30.6 herein) to DSCC-VA and have agreed to this drawing.

Die bonding pad locations and electrical functions

Die physical dimensions.
Die size: 408.7 mm x 384.9mm.
Die thickness: 15 mm.

Interface materials.

Top metallization: TiW 2kA / AlSiCu 56kA Backside metallization: Polysilicon

Glassivation.

Type: Ox/Cu Thickness: 3 kA/9 kA

Substrate: Polysilicon

Assembly related information. Substrate potential: Ground

Special assembly instructions: None

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216

SIZE A		5962-94558
	REVISION LEVEL C	SHEET 49

Appendix A

Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME	PAD	XCENTER	YCENTER	PAD NAME
1	5347.4	9670.8	IAQ	41	106.3	1783.3	CLK
2	5161.8	9670.8	TRST	42	106.3	1353.6	$V_{\rm DD5}$
3	4908.6	9670.8	V_{SS1}	43	106.3	4417.7	V_{DD6}
4	4773.6	9670.8	V _{SS2} MP/MC	44	1513.4	106.3	V _{SS7}
5	4573.4	9670.8	MP/MC	45	1648.4	106.3	V _{SS8} A0
6	4139.3	9670.8	D15	46	2128.3	106.3	
7	3851.3	9670.8	D14	47	2403.3	106.3	A1
8	3515.3	9670.8	D13	48	2637.3	106.3	A2
9	3273.3	9670.8	D12	49	2912.2	106.3	A3
10	3024.8	9670.8	D11	50	3132.7	106.3	A4
11	2777.3	9670.8	D10	51	3407.7	106.3	A5
12	2421.0	9670.8	D9	52	3628.2	106.3	A6
13	2121.1	9670.8	D8	53	3903.1	106.3	A7
14	1702.6	9670.8	V_{DD1}	54	4123.6	106.3	A8
15	1567.6	9670.8	V_{DD2}^{-}	55	4398.6	106.3	A9
16	106.3	8552.8	V_{SS3}	56	4569.6	106.3	V_{DD7}
17	106.3	8417.8	V_{SS4}	57	4704.6	106.3	V_{DD8}
18	106.3	7859.8	D7	58	4896.7	106.3	TĎľ
19	106.3	7616.8	D6	59	5319.6	106.3	V_{SS9}
20	106.3	7321.3	D5	60	5454.8	106.3	V _{SS10} CLKMD1
21	106.3	7096.3	D4	61	5646.0	106.3	CLKMD1
22	106.3	6871.3	D3	62	5886.6	106.3	A10
23	106.3	6646.3	D2	63	6161.6	106.3	A11
24	106.3	6323.9	D1	64	6527.3	106.3	A12
25	106.3	6098.9	D0	65	6802.3	106.3	A13
26	106.3	5818.7	TMS	66	7036.3	106.3	A14
27	106.3	5498.0	V_{DD3}	67	7311.2	106.3	A15
28	106.3	5363.0	V_{DD4}	68	8202.2	106.3	V_{DD9}
29	106.3	4942.2	TCK	69	8337.2	106.3	V_{DD10}
30	106.3	4764.3	NC	70	8649.0	106.3	<u>RD</u>
31	106.3	4601.2	$V_{\rm SS5}$	71	9195.5	106.3	WE
32	106.3	4466.2	V _{SS6} INT1	72	10274.3	1253.8	V _{SS11}
33	106.3	4041.0	<u>I NT 1</u>	73	10274.3	1388.8	V _{SS12} <u>DS</u>
34	106.3	3789.2	<u>1 NT2</u>	74	10274.3	1902.0	<u>DS</u>
35	106.3	3537.4	<u>1 NT3</u>	75	10274.3	2236.6	<u>1S</u>
36	106.3	3201.4	<u>I NT 4</u>	76	10274.3	2524.8	P <u>S</u>
37	106.3	2949.6	NM I	77	10274.3	2882.6	<u>R/W</u>
38	106.3	2697.8	DR	78	10274.3	3168.8	S <u>TR</u> B
39	106.3	2445.9	TDR	79	10274.3	3365.0	BR
40	106.3	2035.1	FSR	80	10274.3	3625.7	NC

Figure A-1

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 50

Appendix A

Die bonding pad locations and electrical functions

PAD	XCENTER	YCENTER	PAD NAME
81	10274.3	3795.5	CLKIN2
82	10274.3	3950.6	X2/CLKIN
83	10274.3	4126.6	X1
84	10274.3	4296.2	NC
85	10274.3	4459.4	V _{DD11}
86	10274.3	4594.4	$V_{\rm DD12}$
87	10274.3	4766.7	TDÖ
88	10274.3	5085.1	V _{SS13}
89	10274.3	5220.1	V _{SS14}
90	10274.3	5375.3	CLKMD2
91	10274.3	5579.4	FSX
92	10274.3	5866.1	TFSX/TFRM
93	10274.3	6086.8	DX
94	10274.3	6379.1	<u>TDX</u>
95	10274.3	6599.8	HOL DA
96	10274.3	6820.5	XF
97	10274.3	7180.3	C <u>LKOU</u> T1
98	10274.3	7558.5	IACK
99	10274.3	8089.5	V _{DD13}
100	10274.3	8224.5	V _{DD14}
101	10274.3	8724.3	NC
102	10274.3	8859.3	NC
103	9201.4	9670.8	EMU <u>0</u>
104	8796.6	9670.8	EMU1/OFF
105	8540.1	9670.8	V _{SS15}
106	8405.1	9670.8	V _{SS16}
107	7927.9	9670.8	1001
108	7690.0	9670.8	TCLKX
109	7456.5	9670.8	CLKX
110	7133.8	9670.8	TFSR/TADD
111	6956.1	9670.8	T <u>CLK</u> R
112	6771.8	9670.8	RS
113	6587.5	9670.8	<u>READY</u>
114	6403.1	9670.8	H <u>OL</u> D
115	6016.9	9670.8	BIO
116	5780.7	9670.8	V_{DD15}
117	5645.7	9670.8	V_{DD16}

Figure A-1

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-94558
		REVISION LEVEL C	SHEET 51

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-03-06

Approved sources of supply for SMD 5962-94558 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 during the next revision. MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9455801QXA	<u>3</u> /	SMJ320C50AGFAM40
5962-9455801QYA	<u>3</u> /	SMJ320C50AHFGM40
5962-9455802QXA	<u>3</u> /	SMJ320C50AGFAM50
5962-9455802QYA	<u>3</u> /	SMJ320C50AHFGM50
5962-9455803QXA	01295	SMJ320C50GFAM50
5962-9455803QYA	01295	SMJ320C50GFGM50
5962-9455803Q9A	01295	SMJ320C50KGDM50B
5962-9455804QXA	01295	SMJ320C50GFAM66
5962-9455804QYA	01295	SMJ320C50HFGM66
5962-9455804NZD	01295	SMJ320C50PQM66
5962-9455804Q9A	01295	SMJ320C50KGDM66B
5962-9455805Q9A	01295	SMJ320C50KGDM40B

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved source of supply.

Vendor CAGE __number_

Vendor name and address

01295

Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: I-20 at FM 1788 Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.