4 x 4 REGISTER FILE; 3-STATE

FEATURES

- Simultaneous and independent read and write operations
- Expandable to almost any word size and bit length
- Output capability: bus driver

The 74HC/HCT670 are high-speed

ICC category: MSI


GENERAL DESCRIPTION

Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT670 are 16-bit 3-state register files organized as 4 words of 4 bits each. Separated read and write address inputs (RA, RB and WA, WB) and enable inputs (RE and WE) are available, permitting simultaneous writing into one word location and reading from another location. The 4-bit word to be stored is presented to four data inputs (Do to D3). The WA and WB inputs determine the location of the stored word. When the WE input is LOW, the data is entered into the addressed location. The addressed location remains transparent to the data while the WE input is LOW. Data supplied at the inputs will be read out in true (noninverting) form from the 3-state outputs (Q_0 to Q_3). D_n and W_n inputs are

Direct acquisition of data stored in any of the four registers is made possible by individual read address inputs (RA and RR). The addressed word appears at the four outputs when the RE is LOW. Data outputs are in the high impedance OFF-state when RE is HIGH. This permits outputs to be tied together to increase the word capacity to very large numbers.

(continued on next page)

inhibited when WE is HIGH.



| | | | TYP | UNIT | |
|-----------------|--|---|-----|------|------|
| SYMBOL | PARAMETER | CONDITIONS | 23 | нст | UNIT |
| tPHL/ tPLH | propagation delay D _n to Q _n | C _L = 15 pF V _{CC} = 5 V | 23 | 23 | ns |
| C ₁ | input capacitance | | 3.5 | 3.5 | ρF |
| C _{PD} | power dissipation capacitance per package | notes 1 and 2 | 122 | 124 | pF |

VCC = supply voltage in V

Notes

1. CPD is used to determine the dynamic power dissipation (PD in μ W):

$$PD = CPD \times VCC^2 \times f_1 + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

CL output load capacitance in pF fi = input frequency in MHz

fo = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

2. For HC the condition is V_I = GND to V_{CC}
For HCT the condition is V_I = GND to V_{CC} - 1.5 V


PACKAGE OUTLINES


16-lead DIL; plastic (SOT38Z).


16-lead mini-pack; plastic (SO16; SOT109A).

PIN DESCRIPTION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|-------------|----------------------------------|---|
| 5, 4 | RA, RB | read address inputs |
| 8 | GND | ground (0 V) |
| 10, 9, 7, 6 | Q ₀ to Q ₃ | data outputs |
| 11 | RE | 3-state output read enable input (active LOW) |
| 12 | WE | write enable input (active LOW) |
| 14, 13 | WA, WB | write address inputs |
| 15, 1, 2, 3 | D ₀ to D ₃ | data inputs |
| 16 | Vcc | positive supply voltage |







GENERAL DESCRIPTION (Cont'd)

Design of the read enable signals for the stacked devices must ensure that there is no overlap in the LOW levels which would cause more than one output to be active at the same time. Parallel expansion to generate n-bit words is accomplished by driving the enable and address inputs of each device in parallel.

WRITE MODE SELECT TABLE

| OPERATING | INP | UTS | INTERNAL |
|--------------|--------|--------|-----------|
| MODE | WE | Dn | LATCHES* |
| write data | L L | L H | L H |
| data latched | н | х | no change |

^{*} The write address (W_A and W_B) to the "internal latches" must be stable while WE is LOW for conventional operation.

READ MODE SELECT TABLE

| OPERATING | | INPUTS | OUTPUT | | |
|-----------|----|-----------------------|----------------|--|--|
| MODE | RE | INTERNAL LATCHES** | Q _n | | |
| read | L | L H | L H | | |
| disabled | Н | х | Z | | |


^{**} The selection of the "internal latches" by read address (R_A and R_B) are not constrained by WE or RE operation.

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state



DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$

| SYMBOL | | T _{amb} (°C) | | | | | | | | | TEST CONDITIONS | |
|---|--|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------|-------------------|-----------------|--|
| | PARAMETER | Ĺ | 74HC | | | | | | | | | |
| | | +25 | | | 40 to +85 | | -40 to +125 | | UNIT | V _{CC} | WAVEFORMS | |
| | | min. | typ. | max. | min. | max. | min. | max. | | | | |
| tPHL/ tPLH | propagation delay R _A , R _B to Q _n | | 58 21 17 | 195 39 33 | | 245 49 42 | | 295 59 50 | ns | 2.0 4.5 6.0 | Fig. 6 | |
| tPHL/ tPLH | propagation delay WE to O _n | | 77 28 22 | 250 50 43 | | 315 63 54 | | 375 75 64 | ns | 2.0 4.5 6.0 | Fig. 7 | |
| tpht/ tplh | propagation delay D _n to Q _n | | 74 27 22 | 250 50 43 | | 315 63 54 | | 375 75 64 | ns | 2.0 4.5 6.0 | Fig. 7 | |
| ^t PZH [/] ^t PZL | 3-state output enable time RE to Q _n | | 39 14 11 | 150 30 26 | | 190 38 33 | | 225 45 38 | ns | 2.0 4.5 6.0 | Fig. 9 | |
| ^t PHZ [/] ^t PLZ | 3-state output disable time RE to Q _n | | 47 17 14 | 150 30 26 | | 190 38 33 | | 225 45 38 | ns | 2.0 4.5 6.0 | Fig. 9 | |
| tTHL/ tTLH | output transition time | | 14 5 4 | 60 12 10 | | 75 15 13 | | 90 18 15 | ns | 2.0 4.5 6.0 | Fig. 6 | |
| t _W | write enable pulse width LOW | 80 16 14 | 14 5 4 | | 100 20 17 | | 120 24 20 | | ns | 2.0 4.5 6.0 | Fig. 8 | |
| t _{su} | set-up time D _n to WE | 60 12 10 | 3 1 1 | | 75 15 13 | | 90 18 15 | | ns | 2.0 4.5 6.0 | Fig. 8 | |
| t _{su} | set-up time W _A , W _B to W E | 60 12 10 | 6 2 2 | | 75 15 13 | | 90 18 15 | | ns | 2.0 4.5 6.0 | Fig. 8 | |
| t _h | hold time D _n to WE | 5 5 5 | 0 0 0 | | 5 5 5 | | 5 5 5 | | ns | 2.0 4.5 6.0 | Fig. 8 | |
| t _h | hold time W _A , W _B to WE | 5 5 5 | 0 0 0 | | 5 5 5 | | 5 5 5 | | ns | 2.0 4.5 6.0 | Fig. 8 | |
| tlatch | latch time WE to R _A , R _B | 100 20 17 | 28 10 8 | | 125 25 21 | | 150 30 26 | | ns | 2.0 4.5 6.0 | Fig. 8 | |

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

ICC category: MSI

Note to HCT types

The value of additional quiescent supply current ($\triangle I_{CC}$) for a unit load of 1 is given in the family specifications. To determine $\triangle I_{CC}$ per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT | UNIT LOAD COEFFICIENT |
|--------|--------------------------|
| Dn | 0.25 |
| WE, WA | 0.40 |
| WB | 0.60 |


| INPUT | UNIT LOAD COEFFICIENT |
|-------|--------------------------|
| RA | 0.70 |
| RB | 1.10 |
| RE | 1.35 |

AC CHARACTERISTICS FOR 74HCT


 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$


| SYMBOL | | T _{amb} (°C) 74HCT | | | | | | | | | TEST CONDITIONS | |
|--|--|--------------------------------|------|------|------------|------|-------------|----------|------|-----|-----------------|--|
| | PARAMETER | | | | | | | | UNIT | Vcc | WAVEFORMS | |
| | | +25 | | | -40 to +85 | | -40 to +125 | | ONT | VCC | 117461011113 | |
| | | min. | typ. | max. | min. | max. | min. | max. | | | | |
| t _{PHL} / | propagation delay R _A , R _B to Q _n | | 21 | 40 | | 50 | | 60 | ns | 4.5 | Fig. 6 | |
| tPHL/ tPLH | propagation delay WE to Qn | | 28 | 50 | | 63 | | 75 | ns | 4.5 | Fig. 7 | |
| tPHL/ | propagation delay D _n to Q _n | | 27 | 50 | | 63 | | 75 | ns | 4.5 | Fig. 7 | |
| ^t PZH [/] | 3-state output enable time RE to On | | 18 | 35 | | 44 | | 53 | ns | 4.5 | Fig. 9 | |
| ^t PHZ [/] ^t PLZ | 3-state output disable time RE to Qn | | 19 | 35 | | 44 | | 53 | ns | 4.5 | Fig. 9 | |
| tTHL/ tTLH | output transition time | | 5 | 12 | | 15 | | 18 | ns | 4.5 | Fig. 6 | |
| tw | write enable pulse width LOW | 18 | 9 | | 23 | | 27 | | ns | 4.5 | Fig. 8 | |
| t _{su} | set-up time Dn to WE | 12 | 4 | | 15 | | 18 | | ns | 4.5 | Fig. 8 | |
| t _{su} | set-up time W _A , W _B to WE | 12 | -2 | | 15 | | 18 | | ns | 4.5 | Fig. 8 | |
| ^t h | hold time D _n to WE | 5 | -1 | | 5 | | 5 | | ns | 4.5 | Fig. 8 | |
| t _h | hold time W _A , W _B to WE | 5 | 0 | | 5 | | 5 | | ns | 4.5 | Fig. 8 | |
| tlatch | latch time WE to R _A , R _B | 25 | 11 | | 31 | | 38 | <u> </u> | ns | 4.5 | Fig. 8 | |

AC WAVEFORMS



output transition times.






Note to Fig. 8

The shaded areas indicate when the input is permitted to change for predictable output performance.

The time allowed for the internal output of the latch to assume the state of the new data (t_{latch}) is important only when attempting to read from a location immediately after that location has received new data. This parameter is measured from the falling edge of WE to the rising edge of RA or RB, RE must be LOW.

Fig. 8 Waveforms showing the write address input (WA, WB) and data input (Dn) to write enable (\overline{WE}) set-up, hold and latch times.



output (Q_n) enable and disable times, and the read

Note to AC waveforms

(1) HC : $V_M = 50\%$; $V_1 = GND$ to V_{CC} . HCT: $V_M = 1.3 \text{ V}$; $V_1 = GND$ to 3 V.

enable pulse width.