80C562/83C562

Single-chip 8-bit microcontroller with 8-bit A/D, capture/compare timer, high-speed outputs, PWM

DESCRIPTION

The 80C562/83C562 (hereafter generically referred to as 8XC562) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83C562/83C562 has the same instruction set as the 80C51.


The 8XC562 contains a non-volatile 256 × 8 read-only program memory, a volatile 256 × 8 read/write data memory (83C562) (the 80C562 is ROMless), a volatile 256 × 8 read/write data memory, six 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, two pulse width modulated outputs, standard 80C51 UART, a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 83C562 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12MHz crystal, 58% of the instructions are executed in 1µs and 40% in 2µs. Multiply and divide instructions require 4µs.

FEATURES

- 80C51 instruction set
- 8k x 8 ROM expandable externally to 64k bytes
- 256 x 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- Capable of producing eight synchronized, timed outputs
- An 8-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulated outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Three temperature ranges
 - 0 to +70°C
 - -40 to +85°C
 - -40 to +125°C

PIN CONFIGURATION



Pin	Function	Pin	Function
1	P5.0/ADC0	35	XTAL1
2	V _{DD}	36	Vss
3	STADC	37	V _{SS}
4	PWMO	38	NC
5	PWMT	39	P2.0/A08
6	EM	40	P2.1/A09
7	P4.0/CMSR0	41	P2.2/A10
8	P4.1/CMRS1	42	P2.3/A11
9	P4.2CMSR2	43	P2.4/A12
10	P4.3/CMSR3	44	P2.5/A13
11	P4.4/CMSR4	45	P2.6/A14
12 13	P4.5/CMSR5 P4.6/CMT0	46 47	P2.7/A15 PSEN
14	P4.6/CMT1	48	ALE
15	RST	48 49	EĂ
16	P1.0/CT01	49 50	P0.7/AD7
17	P1.1/CT1I	50 51	P0.7/AD7 P0.6/AD6
18	P1.2/CT2I	52	P0.5/AD5
19	P1.3/CT3I	52 53	P0.5/AD5 P0.4/AD4
20	P1.4/T2	54	P0.3/AD3
21	P1.5/RT2	55	P0.2/AD2
22	P1.6	56	P0.1/AD1
23	P1.7	57	P0.0/AD0
24	P3.0/RxD	58	AVref-
25	P3.1TxD	59	AVref+
26	P3.2/INTO	60	AVS
27	P3.3/INTT	61	AVDO
28	P3.4/T0	62	P5.7/ADC7
29	P3.5/T1	63	P5.6/ADC6
30	P3.6/WR	64	P5.5/ADC5
31	P3.7/RD	65	P5.4/ADC4
32	NC	66	P5.3/ADC3
33	NC	67	P5.2/ADC2
34	XTAL2	68	P5.1/ADC1

80C562/83C562


ORDERING INFORMATION

PHILIPS PART ORDER NUMBER PART MARKING		PHILIPS NOR PART ORDE	TH AMERICA ER NUMBER				TEMPERATURE RANGE °C	
ROMless	ROM	ROMless	ROM	Drawing Number	EPROM	Drawing Number	AND PACKAGE	FREQ MHz
PCB80C562- 16WP	PCB83C562- 16WP/xxx	S80C562-4A68	S83C562-4A68	SOT188	S87C552-4A68 ²	0398E	0 to +70, Plastic Leaded Chip Carrier	16
					S87C552-4K68 ²	1473A	0 to +70, Plastic Leaded Chip Carrier w/Window	16
PCF80C562- 12WP	PCF83C562- 12WP/xxx	S80C562-2A68	S83C562-2A68	SOT188	S87C552-5A68 ²	0398E	-40 to +85, Plastic Leaded Chip Carrier	12
					S87C552-5K68 ²	1473A	-40 to +85, Plastic Leaded Chip Carrier w/Window	12
PCA80C562- 12WP	PCA83C562- 12WP/xxx	S80C562-6A68	S83C562-6A68	SOT188			-40 to +125, Plastic Leaded Chip Carrier	12

NOTES:


- 80C562 and 83C562 frequency range is 1.2MHz-12MHz or 1.2MHz-16MHz.
 87C552 frequency range is 3.5MHz-16MHz. For full specification, see the 87C552 data sheets.
- 3. xxx denotes the ROM code number.

LOGIC SYMBOL



80C562/83C562

BLOCK DIAGRAM



80C562/83C562

PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{DD}	2	1	Digital Power Supply: +5V power supply pin during normal operation, idle and power-down mode.
STADC	3	I	Start ADC Operation: Input starting analog to digital conversion (ADC operation can also be started by software).
PWM0	4	0	Pulse Width Modulation: Output 0.
PWM1	5	0	Pulse Width Modulation: Output 1.
EW	6	1	Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode.
P0.0-P0.7	57–50	1/0	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	16–23	1/0	Port 1: 8-bit I/O port. Alternate functions include:
	16-23	1/0	(P1.0-P1.7): Quasi-bidirectional port pins.
	16–19 20	1/O 	CT0I-CT3I (P1.0-P1.3): Capture timer input signals for timer T2. T2 (P1.4): T2 event input
	21	ı	RT2 (P1.5): T2 timer reset signal. Rising edge triggered.
P2.0-P2.7	39-46	1/0	Port 2: 8-bit quasi-bidirectional I/O port.
			Alternate function: High-order address byte for external memory (A08–A15).
P3.0-P3.7	24~31 24	I/O	Port 3: 8-bit quasi-bidirectional I/O port. Alternate functions include: RxD(P3.0): Serial input port.
	25		TxD (P3.1): Serial output port.
	26		INTO (P3.2): External interrupt.
	27		INT1 (P3.3): External interrupt.
	28	1	T0 (P3.4): Timer 0 external input.
	29 30		T1 (P3.5): Timer 1 external input. WR (P3.6): External data memory write strobe.
	31		RD (P3.7): External data memory read strobe.
P4.0-P4.7	7–14	1/0	Port 4: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	7-12 13, 14	0	CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2. CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.
P5.0-P5.7	68-62.	Ĭ	Port 5: 8-bit input port.
r5.0 - r5.7	1	'	ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to ADC.
RST	15	VO	Reset: Input to reset the 87C552. It also provides a reset pulse as output when timer T3 overflows.
XTAL1	35	ı	Crystal Input 1: input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.
XTAL2	34	0	Crystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit when an external clock is used.
V _{SS}	36, 37	1	Digital ground.
PSEN	47	0	Program Store Enable: Active-low read strobe to external program memory.
ALE	48	0	Address Latch Enable: Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up.
EA	49	1	External Access: When EA is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8192. When EA is held at TTL low level, the CPU executes out of external program memory. EA is not allowed to float.
AV _{REF-}	58		Analog to Digital Conversion Reference Resistor: Low-end.
AV _{REF+}	59		Analog to Digital Conversion Reference Resistor: High-end.
AVSS	60	1	Analog Ground
AV _{DD}	61	1 1	Analog Power Supply

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than V_{DD} +0.5V or V_{SS} – 0.5V, respectively.

80C562/83C562

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To ensure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers

remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
ldle	Internal	1	1	Data	Data	Data	Data	Data	High
ldle	External	1 .	1	Float	Data	Address	Data	Data	High
Power-down	Internal	0	0	Data	Data	Data	Data	Data	High
Power-down	External	0	0	Float	Data	Data	Data	Data	High

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Input, output DC current on any single I/O pin	5.0	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w
Storage temperature range	-65 to +150	°C

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C562/83C562

DC ELECTRICAL CHARACTERISTICS

/ _{SS} , AV _{SS} =		TEST	LIM		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	V V V
V _{DD}	Supply voltage PCB8XC562 PCF8XC562 PCA8XC562		4.0 4.0 4.5	6.0 6.0 5.5	
I _{DD}	Supply current operating: PCB8XC562 PCF8XC562 PCA8XC562	See notes 1 and 2 f _{OSC} = 16MHz f _{OSC} = 12MHz f _{OSC} = 12MHz		45 34 30	mA mA mA
I _{ID}	Idle mode: PCB8XC562 PCF8XC562 PCA8XC562	See notes 1 and 3 fosc = 16MHz fosc = 12MHz fosc = 12MHz		10 8 7	mA mA mA
l _{PD}	Power-down current: PCB8XC562 PCF8XC562 PCA8XC562	See notes 1 and 4; 2V < V _{PD} < V _{DD} max		50 50 100	μΑ μΑ μΑ
Inputs			<u>,</u>		
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{DD} -0.1	٧
V _{IL1}	Input low voltage to EA		-0.5	0.2V _{DD} -0.3	٧
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{DD} +0.9	V _{DD} +0.5	٧
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{DD}	V _{DD} +0.5	٧
I _{IL}	Logical 0 input current, ports 1, 2, 3, 4	V _{IN} = 0.45V		-50	μΑ
l _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, 4	See note 5		-650	μΑ
±l _{IL1}	Input leakage current, port 0, EA, STADC, EW	0.45V < V _I < V _{DD}		10	μА
Outputs					
VOL	Output low voltage, ports 1, 2, 3, 4	l _{OL} = 1.6mA ⁶		0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN, PWM0, PWM1	I _{OL} = 3.2mA ⁶		0.45	V
V _{OH}	Output high voltage, ports 1, 2, 3, 4	V _{DD} + 5V±10% -I _{OH} = 60µA -I _{OH} = 25µA -I _{OH} = 10µA	2.4 0.75V _{DD} 0.9V _{DD}		V V V
V _{OH1}	Output high voltage (port 0 in external bus mode, ALE, PSEN, PWMO, PWM1)?	V _{DD} + 5V±10% -l _{OH} = 400μA -l _{OH} = 150μA -l _{OH} = 40μA	2.4 0.75V _{DD} 0.9V _{DD}		> > >
V _{OH2}	Output high voltage (RST)	l _{OH} = 400μA l _{OH} = 120μA	2.4 0.8V _{DD}		V V
R _{RST}	Internal reset pull-down resistor		50	150	kΩ
C _Ю	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C	·	10	ρF

80C562/83C562

DC ELECTRICAL CHARACTERISTICS (Continued)

		TEST	LIM		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Analog Inp	uts				
AV _{DD}	Analog supply voltage: PCB8XC562 PCF8XC562 PCA8XC562	$AV_{DD} = V_{DD}\pm0.2V$ $AV_{DD} = V_{DD}\pm0.2V$ $AV_{DD} = V_{DD}\pm0.2V$	4.0 4.0 4.5	6.0 6.0 5.5	V V V
Al _{DD}	Analog supply current: operating:	Port 5 = 0 to AV _{DD}		1.2	mA
Al _{ID}	Idle mode: PCB8XC562 PCF8XC562 PCA8XC562			50 50 100	μΑ μΑ μΑ
AlpD	Power-down mode: PCB8XC562 PCF8XC562 PCA8XC562	2V < AV _{PD} < AV _{DD} max		50 50 100	μΑ μΑ μΑ
AV _{iN}	Analog input voltage		AV _{SS} -0.2	AV _{DD} +0.2	٧
AV _{REF}	Reference voltage: AVREF AVREF+		AV _{SS} -0.2	AV _{DD} +0.2	V V
RREF	Resistance between AV _{REF+} and AV _{REF-}		5	25	kΩ
CIA	Analog input capacitance			15	pF
tads	Sampling time			6t _{CY}	μs
t _{ADC}	Conversion time (including sampling time)			24t _{CY}	μs
DLe	Differential non-linearity ^{8, 9, 10}			±1	LSB
ILe	Integral non-linearity ^{8, 11}			±1	LSB
os,	Offset error ^{8, 12}			±1	LSB
G.	Gain error ^{8, 13}			0.4	%
M _{CTC}	Channel to channel matching			±1	LSB
C _t	Crosstalk between inputs of port 514	0-100kHz		-60	dB

See Figures 8 through 12 for I_{DD} test conditions.

The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{1L} = V_{SS} + 0.5V$; $V_{1H} = V_{DD} - 0.5V$; XTAL2 not connected; EA = RST = Port $0 = EW = V_{DD}$; STADC = V_{SS} .

The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; Port $0 = EW = V_{DD}$; $EA = RST = STADC = V_{SS}$.

The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = EW = V_{DD}; EA = RST = STADC = XTAL1 = VSS.


5. Pins of ports 1, 2, 3, and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.

- 6. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no
- single output sinks more than 5mA and no more than two outputs exceed the test conditions.

 7. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{DD} specification when the address bits are stabilizing.
- 8. Conditions: AV_{REF} = 0V; AV_{DD} = 5.0V, AV_{REF} = 5.12V. ADC is monotonic with no missing codes.
 9. The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width. (See Figure 1.)

10. The ADC is monotonic; there are no missing codes.

- 11. The integral non-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error. (See Figure 1.)
- 12. The offset error (OSe) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. (See Figure 1.)
- 13. The gain error (Ge) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve. (See Figure 1.)
- 14. This should be considered when both analog and digital signals are simultaneously input to port 5.



80C562/83C562

AC ELECTRICAL CHARACTERISTICS^{1, 2}

	FIGURE	PARAMETER	12MHz	CLOCK	VARIABL		
SYMBOL			MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz
t _{LHLL}	2	ALE pulse width	127		2t _{CLCL} -40		ns
†AVLL	2	Address valid to ALE low	28		t _{CLCL} -55		ns
t.lax	2	Address hold after ALE low	48		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		234		4t _{CLCL} -100	ns
tle.	2	ALE low to PSEN low	43		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	205		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		145		3t _{CLCL} -105	ns
texix	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		59		t _{CLCL} -25	ns
taviv	2	Address to valid instruction in		312		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry				<u> </u>		
† _{AVLL}	3, 4	Address valid to ALE low	43		t _{CLCL} -35		ns
talah	3	RD pulse width	400		6t _{CLCL} 100		ns
twwh	4	WR pulse width	400		6t _{CLCL} -100		ns
^t RLDV	3	RD low to valid data in		252		5t _{CLCL} -165	ns
t _{RHDX}	3	Data hold after RD	0		0		ns
t _{RHOZ}	3	Data float after RD		97		2t _{CLCL} -70	ns
ţLLDV	3	ALE low to valid data in	1	517		8t _{CLCL} -150	ns
t _{AVDV}	3	Address to valid data in		585		9t _{CLCL} -165	ns
t.l.wl.	3, 4	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	203	1	4t _{CLCL} -130		ns
tavwx	4	Data valid to WR transition	23	1	t _{CLCL} -60		ns
tow	4	Data before WR	433		7t _{CLCL} -150		ns
tw+qx	4	Data hold after WR	33		t _{CLCL} -50		ns
t _{RLAZ}	3	RD low to address float		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	43	123	t _{CLCL} 40	t _{CLCL} +40	ns
External Cl	ock		L	1		<u> </u>	
tcHCX	. 5	High time ³	20	T	20		ns
tclcx	5	Low time ³	20	†	20		ns
фстен	5	Rise time ³		20		- 20	ns
t _{CHCL}	5	Fall time ³		20		20	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

80C562/83C562

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input dataH - Logic level high

1 - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data
R - RD signal
t - Time
V - Valid
W - WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to ALE low.

t_{LLPL} = Time for ALE low to

PSEN low.

