

---

**8-BIT SINGLE-CHIP MICROCONTROLLER**


---

**DESCRIPTION**

The  $\mu$ PD78P078Y is a member of the  $\mu$ PD78078Y Subseries of the 78K/0 Series, in which the on-chip mask ROM of the  $\mu$ PD78078Y is replaced with a one-time PROM or EPROM.

Because this device can be programmed by users, it is ideally suited for system evaluation, small-lot and multiple-device production, and early development and time-to-market.

The  $\mu$ PD78P078Y can be also used for system evaluation of a  $\mu$ PD78075BY Subseries device.

- Cautions**
1. The specifications of the  $\mu$ PD78075BY Subseries are not the same as those of the  $\mu$ PD78078Y Subseries. Therefore, if a  $\mu$ PD78P078Y is used to evaluate a  $\mu$ PD78075BY Subseries product, refer to the  $\mu$ PD78075B, 78075BY Subseries User's Manual (U12560E).
  2. The reliability of the  $\mu$ PD78P078YKL-T is not guaranteed for use in mass-produced products. Please use only experimentally or for evaluation purposes during trial manufacture.

The details of functions are described in the user's manuals. Be sure to read the following manuals before designing.

$\mu$ PD78078, 78078Y Subseries User's Manual : U10641E  
 78K/0 Series User's Manual: Instructions : U12326E

**FEATURES**

- Pin-compatible with mask ROM version (except  $V_{PP}$  pin)
- Internal PROM: 60 Kbytes<sup>Note 1</sup>
  - $\mu$ PD78P078YKL-T: Reprogrammable (ideally suited for system evaluation)
  - $\mu$ PD78P078YGC,  $\mu$ PD78P078YGF: One-time programmable (ideally suited for small-lot production)
- Internal high-speed RAM: 1024 bytes
- Internal expansion RAM: 1024 bytes<sup>Note 2</sup>
- Internal buffer RAM: 32 bytes
- Operable in the same supply voltage as the mask ROM version ( $V_{DD} = 1.8$  to 5.5 V)
- Corresponding to QTOP™ Microcontrollers

- Notes**
1. The internal PROM capacity can be changed by setting the memory size switching register (IMS).
  2. The internal expansion RAM capacity can be changed by the internal expansion RAM size switching register (IXS).

- Remarks**
1. Refer to **1. DIFFERENCES BETWEEN THE  $\mu$ PD78P078Y AND MASK ROM VERSIONS** for the differences between the PROM version and the mask ROM version.
  2. QTOP microcontroller is a general term for microcontrollers which incorporate one-time PROM and are totally supported by NEC's programming service (from programming to marking, screening and verification).

In this document, the term PROM is used in parts common to one-time PROM versions and EPROM versions.

**ORDERING INFORMATION**



Part Number	Package	Internal ROM	Quality Grades
μPD78P078YGF-3BA	100-pin plastic QFP (14 × 20 mm, resin thickness: 2.7 mm)	One-Time PROM	Standard
μPD78P078YGC-8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness: 1.40 mm)	One-Time PROM	Standard
μPD78P078YKL-T	100-pin ceramic WQFN (14 × 20 mm)	EPROM	Not applicable

**Note** Under development

Please refer to “Quality Grades on NEC Semiconductor Devices” (Document number C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

★ 78K/0 Series Development

The following shows the 78K/0 Series products development. Subseries names are shown inside frames.



Note Under planning

The following table shows the differences among subseries functions.

Function Part Number		ROM Capacity	Timer				8-bit	10-bit	8-bit	Serial Interface	I/O	V <sub>DD</sub> MIN. Value	External Expansion	
			8-bit	16-bit	Watch	WDT	A/D	A/D	D/A					
Control	μPD78075B	32K to 40K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	Available	
	μPD78078	48K to 60K									61	2.7 V		
	μPD78070A	-												
	μPD780058	24K to 60K	2 ch						2 ch	3 ch (time division UART: 1 ch)	68	1.8 V		
	μPD78058F	48K to 60K		3 ch (UART: 1 ch)	69	2.7 V								
	μPD78054	16K to 60K										2.0 V		
	μPD780034	8K to 32K						-	8 ch	-	3 ch (UART: 1 ch, time division 3-wire: 1 ch)	51	1.8 V	
	μPD780024							8 ch	-					
	μPD78014H										2 ch	53		
	μPD78018F	8K to 60K											2.7 V	
	μPD78014	8K to 32K												
	μPD780001	8K			-	-					1 ch	39		-
	μPD780002	8K to 16K				1 ch			-			53		Available
μPD78083					-		8 ch			1 ch (UART: 1 ch)	33	1.8 V	-	
Inverter control	μPD780964	8K to 32K	3 ch	Note	-	1 ch	-	8 ch	-	2 ch (UART: 2 ch)	47	2.7 V	Available	
	μPD780924						8 ch	-						
FIP drive	μPD780208	32K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	2 ch	74	2.7 V	-	
	μPD780228	48K to 60K		-	-					1 ch	72	4.5 V		
	μPD78044H	32K to 48K	2 ch	1 ch	1 ch					68	2.7 V			
	μPD78044F	16K to 40K				2 ch								
LCD drive	μPD780308	48K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	3 ch (time division UART: 1 ch)	57	2.0 V	-	
	μPD78064B	32K								2 ch (UART: 1 ch)				
	μPD78064	16K to 32K												
IEBus supported	μPD78098B	40K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	69	2.7 V	Available	
	μPD78098	32K to 60K												
Meter control	μPD780973	24K to 32K	3 ch	1 ch	1 ch	1 ch	5 ch	-	-	2 ch (UART: 1 ch)	56	4.5 V	-	
LV	μPD78P0914	32K	6 ch	-	-	1 ch	8 ch	-	-	2 ch	54	4.5 V	Available	

Note 10-bit timer: 1 channel

FUNCTION DESCRIPTION

Item	Function
Internal memory	<ul style="list-style-type: none"> <li>• PROM: 60 Kbytes<sup>Note 1</sup></li> <li>• RAM</li> <li>High-speed RAM: 1024 bytes</li> <li>Expansion RAM: 1024 bytes<sup>Note 2</sup></li> <li>Buffer RAM: 32 bytes</li> </ul>
Memory space	64 Kbytes
General register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)
Minimum instruction execution time	Minimum instruction execution time variable function is integrated.
When main system clock is selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0 MHz)
When subsystem clock is selected	122 μs (@ 32.768 kHz)
Instruction set	<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulation (set, reset, test, Boolean operation)</li> <li>• BCD adjust, etc.</li> </ul>
I/O ports	<p>Total : 88</p> <ul style="list-style-type: none"> <li>• CMOS input : 2</li> <li>• CMOS input/output : 78</li> <li>• N-ch open-drain input/output : 8</li> </ul>
A/D converter	• 8-bit resolution × 8 channels
D/A converter	• 8-bit resolution × 2 channels
Serial interface	<ul style="list-style-type: none"> <li>• 3-wire serial I/O/2-wire serial I/O/I<sup>2</sup>C bus mode selectable: 1 channel</li> <li>• 3-wire serial I/O mode (with max. 32-byte on-chip automatic transmitting/receiving function): 1 channel</li> <li>• 3-wire serial I/O/UART mode selectable: 1 channel</li> </ul>
Timer	<ul style="list-style-type: none"> <li>• 16-bit timer/event counter: 1 channel</li> <li>• 8-bit timer/event counter: 4 channels</li> <li>• Watch timer: 1 channel</li> <li>• Watchdog timer: 1 channel</li> </ul>
Timer output	5 pins (14-bit PWM output enable: 1 pin, 8-bit PWM output enable: 2 pins)
Clock output	19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, and 5.0 MHz (@ 5.0 MHz with main system clock) 32.768 kHz (@ 32.768 kHz with subsystem clock)
Buzzer output	1.2 kHz, 2.4 kHz, 4.9 kHz and 9.8 kHz (@ 5.0 MHz with main system clock)

- Notes**
1. The internal PROM capacity can be changed by using the memory size switching register (IMS).
  2. The internal expansion RAM capacity can be changed by using the internal expansion RAM size switching register (IXS).


Item		Function
Vectored interrupt sources	Maskable	Internal: 15, External: 7
	Non-maskable	Internal: 1
	Software	1
Test input		Internal: 1, External: 1
Supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V
Package		<ul style="list-style-type: none"> <li>• 100-pin plastic QFP (14 × 20 mm, resin thickness: 2.7 mm)</li> <li>• 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness: 1.40 mm)<sup>Note</sup></li> <li>• 100-pin ceramic WQFN (14 × 20 mm)</li> </ul>

**Note** Under development

**PIN CONFIGURATION (TOP VIEW)**


**(1) Normal operating mode**

- 100-pin plastic QFP (14 × 20 mm, resin thickness: 2.7 mm)  
μPD78P078YGF-3BA
- 100-pin ceramic WQFN  
μPD78P078YKL-T



- Cautions**
1. Connect V<sub>PP</sub> pin directly to V<sub>SS</sub>.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.

- 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness: 1.40 mm)  
μPD78P078YGC-8EU<sup>Note</sup>




**Note** Under development

- Cautions**
1. Connect V<sub>PP</sub> pin directly to V<sub>SS</sub>.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.

A0 to A15	: Address Bus	P130, P131	: Port 13
AD0 to AD7	: Address/Data Bus	PCL	: Programmable Clock
ANI0 to ANI7	: Analog Input	$\overline{RD}$	: Read Strobe
ANO0, ANO1	: Analog Output	$\overline{RESET}$	: Reset
ASCK	: Asynchronous Serial Clock	RTP0 to RTP7	: Real-Time Output Port
ASTB	: Address Strobe	RxD	: Receive Data
AV <sub>DD</sub>	: Analog Power Supply	TxD	: Transmit Data
AV <sub>REF0</sub> , AV <sub>REF1</sub>	: Analog Reference Voltage	SB0, SB1	: Serial Bus
AV <sub>SS</sub>	: Analog Ground	$\overline{SCK0}$ to $\overline{SCK2}$	: Serial Clock
BUSY	: Busy	SCL	: Serial Clock
BUZ	: Buzzer Clock	SDA0, SDA1	: Serial Data
INTP0 to INTP6	: Interrupt from Peripherals	SI0 to SI2	: Serial Input
P00 to P07	: Port 0	SO0 to SO2	: Serial Output
P10 to P17	: Port 1	STB	: Strobe
P20 to P27	: Port 2	TI00, TI01	: Timer Input
P30 to P37	: Port 3	TI1, TI2, TI5, TI6	: Timer Input
P40 to P47	: Port 4	TO0 to TO2, TO5, TO6	: Timer Output
P50 to P57	: Port 5	V <sub>DD</sub>	: Power Supply
P60 to P67	: Port 6	V <sub>PP</sub>	: Programming Power Supply
P70 to P72	: Port 7	V <sub>SS</sub>	: Ground
P80 to P87	: Port 8	$\overline{WAIT}$	: Wait
P90 to P96	: Port 9	$\overline{WR}$	: Write Strobe
P100 to P103	: Port 10	X1, X2	: Crystal (Main System Clock)
P120 to P127	: Port 12	XT1, XT2	: Crystal (Subsystem Clock)


(2) PROM programming mode

- 100-pin plastic QFP (14 × 20 mm, resin thickness: 2.7 mm)  
μPD78P078YGF-3BA
- 100-pin ceramic WQFN  
μPD78P078YKL-T



- Cautions**
1. (L): Individually connect to Vss via a pull-down resistor.
  2. Vss: Connect to GND.
  3. RESET: Set to low level.
  4. Open: No connection.

- 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness: 1.40 mm)  
μPD78P078YGC-8EU<sup>Note</sup>




**Note** Under development

- Cautions**
1. (L): Individually connect to Vss via a pull-down resistor.
  2. Vss: Connect to GND.
  3. RESET: Set to low level.
  4. Open: No connection.

A0 to A16	: Address Bus	RESET	: Reset
CE	: Chip Enable	VDD	: Power Supply
D0 to D7	: Data Bus	VPP	: Programming Power Supply
OE	: Output Enable	Vss	: Ground
PGM	: Program		

BLOCK DIAGRAM



**CONTENTS**

**1. DIFFERENCES BETWEEN THE μPD78P078Y AND MASK ROM VERSIONS ..... 14**

**2. PIN FUNCTIONS ..... 15**

    2.1 Pins in Normal Operating Mode ..... 15

    2.2 Pins in PROM Programming Mode ..... 19

    2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins ..... 20

**3. MEMORY SIZE SWITCHING REGISTER (IMS) ..... 24**

**4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)..... 25**

**5. PROM PROGRAMMING ..... 26**

    5.1 Operating Modes ..... 26

    5.2 PROM Write Procedure ..... 28

    5.3 PROM Read Procedure ..... 32

**6. PROGRAM ERASURE (μPD78P078KL-T ONLY) ..... 33**

**7. OPAQUE FILM ON ERASURE WINDOW (μPD78P078YKL-T ONLY) ..... 33**

**8. ONE-TIME PROM VERSION SCREENING ..... 33**

**9. ELECTRICAL SPECIFICATIONS ..... 34**

**10. CHARACTERISTIC CURVES (REFERENCE VALUES) ..... 68**

**11. PACKAGE DRAWINGS ..... 70**

**12. RECOMMENDED SOLDERING CONDITIONS ..... 73**

**APPENDIX A. DEVELOPMENT TOOLS ..... 74**

**APPENDIX B. RELATED DOCUMENTS ..... 79**

**1. DIFFERENCES BETWEEN THE μPD78P078Y AND MASK ROM VERSIONS**

The μPD78P078Y is a single-chip microcontroller with an on-chip one-time PROM or with an on-chip EPROM which has program write, erasure and rewrite capability.

It is possible to make all the functions, except for PROM specification and mask option of the P60 to P63 and P90 to P93 pins, the same as those of the mask ROM versions by setting the memory size switching register (IMS) and internal expanded RAM size switching register (IXS).

Differences between the PROM version (μPD78P078Y) and mask ROM versions (μPD78074BY, 78075BY, 78076Y, 78078Y) are shown in Table 1-1.

**Table 1-1. Differences between the μPD78P078 and Mask ROM Versions**

Parameter	μPD78P078	Mask ROM Versions
Internal ROM type	One-time PROM/EPROM	Mask ROM
Internal ROM capacity	60 Kbytes	μPD78074BY : 32 Kbytes μPD78075BY : 40 Kbytes μPD78076Y : 48 Kbytes μPD78078Y : 60 Kbytes
Internal expanded RAM capacity	1024 bytes	μPD78074BY : none μPD78075BY : none μPD78076Y : 1024 bytes μPD78078Y : 1024 bytes
Internal ROM capacity selection with memory size switching register (IMS)	Possible <sup>Note 1</sup>	Not possible
Internal expanded RAM capacity selection with internal expanded RAM size switching register (IXS)	Possible <sup>Note 2</sup>	Not possible
IC pin	No	Yes
V <sub>PP</sub> pin	Yes	No
On-chip pull-up resistor mask option of P60 to P63 and P90 to P93 pins	No	Yes
Electrical specifications	Refer to the Data Sheet for each version.	

- Notes**
1. The internal PROM becomes 60 Kbytes and the internal high-speed RAM becomes 1024 bytes by  $\overline{\text{RESET}}$  input.
  2. The internal expansion RAM becomes 1024 bytes by  $\overline{\text{RESET}}$  input.

★ **Caution** There are differences in noise immunity and noise radiation between the PROM and mask ROM versions. When pre-producing an application set with the PROM version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the set using consumer samples (not engineering samples) of the mask ROM version.

## 2. PIN FUNCTIONS

### 2.1 Pins in Normal Operating Mode

#### (1) Port pins (1/3)

Pin Name	Input/Output	Function		After Reset	Alternate Function
P00	Input	Port 0	Input only	Input	INTP0/TI00
P01	Input/output	8-bit input/output port	Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	INTP1/TI01
P02					INTP2
P03					INTP3
P04					INTP4
P05					INTP5
P06					INTP6
P07 <sup>Note 1</sup>	Input		Input only	Input	XT1
P10 to P17	Input/output	Port 1	8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software. <sup>Note 2</sup>	Input	ANI0 to ANI7
P20	Input/output	Port 2	8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	SI1
P21					SO1
P22					SCK1
P23					STB
P24					BUSY
P25					SI0/SB0
P26					SO0/SB1
P27					SCK0
P30	Input/output	Port 3	8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	TO0
P31					TO1
P32					TO2
P33					TI1
P34					TI2
P35					PCL
P36					BUZ
P37					—

**Notes** 1. When the P07/XT1 pin is used as an input port, set the processor clock control register (PCC) bit 6 (FRC) to 1 (Be sure not to use the feedback resistor of the subsystem clock oscillator).

2. When the P10/ANI0 to P17/ANI7 pins are used as the analog inputs for the A/D converter, the pull-up resistor is automatically disabled.

(1) Port pins (2/3)

Pin Name	Input/Output	Function		After Reset	Alternate Function
P40 to P47	Input/output	Port 4 8-bit input/output port Input/output is specifiable in 8-bit units. When used as the input port, it is possible to connect an on-chip pull-up resistor by software. Set test input flag (KRIF) to 1 by falling edge detection.		Input	AD0 to AD7
P50 to P57	Input/output	Port 5 8-bit input/output port It is possible to directly drive LEDs. Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.		Input	A8 to A15
P60	Input/output	Port 6	N-ch open-drain input/output port. It is possible to directly drive LEDs.	Input	—
P61		8-bit input/output port Input/output is specifiable bit-wise.			
P62					
P63					
P64			When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	
P65				$\overline{RD}$	
P66				$\overline{WR}$	
P67		$\overline{WAIT}$			
P70	Input/output	Port 7	3-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	$\overline{ASTB}$
P71		SI2/RxD			
P72		SO2/TxD			
P80 to P87	Input/output	Port 8 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.		Input	A0 to A7
P90	Input/output	Port 9	N-ch open-drain input/output port. It is possible to directly drive LEDs.	Input	—
P91		7-bit input/output port Input/output is specifiable bit-wise.			
P92					
P93					
P94			When used as the input port, it is possible to connect an on-chip pull-up resistor by software.		
P95					
P96					

(1) Port pins (3/3)

Pin Name	Input/Output	Function	After Reset	Alternate Function
P100	Input/output	Port 10 4-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	TI5/TO5
P101				TI6/TO6
P102, P103				—
P120 to P127	Input/output	Port 12 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	RTP0 to RTP7
P130, P131	Input/output	Port 13 2-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect an on-chip pull-up resistor by software.	Input	ANO0, ANO1

(2) Non-port pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input by which the active edge (rising edge, falling edge, or both rising and falling edges) can be specified.	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial interface serial data input.	Input	P25/SB0/SDA0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output.	Input	P26/SB1/SDA1
SO1				P21
SO2				P71/TxD
SB0	Input/Output	Serial interface serial data input/output.	Input	P25/SI0/SDA0
SB1				P26/SO0/SDA1
SDA0				P25/SI0/SB0
SDA1				P26/SO0/SB1
SCK0	Input/Output	Serial interface serial clock input/output.	Input	P27/SCL
SCK1				P22
SCK2				P72/ASCK
SCL				P27/SCK0
STB	Output	Serial interface automatic transmit/receive strobe output.	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input.	Input	P24
RxD	Input	Asynchronous serial interface serial data input.	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output.	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input.	Input	P72/SCK2
TI00	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00).		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TI5		External count clock input to 8-bit timer (TM5).		P100/TO5
TI6		External count clock input to 8-bit timer (TM6).		P101/TO6
TO0	Output	16-bit timer (TM0) output (also used for 14-bit PWM output).	Input	P30
TO1		8-bit timer (TM1) output.		P31
TO2		8-bit timer (TM2) output.		P32
TO5		8-bit timer (TM5) output (also used for 8-bit PWM output).		P100/TO5
TO6		8-bit timer (TM6) output (also used for 8-bit PWM output).		P101/TO6
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36
RTP0 to RTP7	Output	Real-time output port by which data is output in synchronization with a trigger.	Input	P120 to P127
AD0 to AD7	Input/Output	Low-order address/data bus at external memory expansion.	Input	P40 to P47

(2) Non-port pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
A0 to A7	Output	Low-order address bus at external memory expansion.	Input	P80 to P87
A8 to A15	Output	High-order address bus at external memory expansion.	Input	P50 to P57
$\overline{RD}$	Output	External memory read operation strobe signal output.	Input	P64
$\overline{WR}$		External memory write operation strobe signal output.	Input	P65
$\overline{WAIT}$	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address data output for ports 4, 5 and 8 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output.	Input	P130, P131
AVREF0	Input	A/D converter reference voltage input.	—	—
AVREF1	Input	D/A converter reference voltage input.	—	—
AVDD	—	A/D converter analog power supply. Connected to V <sub>DD</sub> .	—	—
AVSS	—	A/D and D/A converters ground potential. Connected to V <sub>SS</sub> .	—	—
$\overline{RESET}$	Input	System reset input.	—	—
X1	Input	Main system clock oscillation crystal connection.	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P07
XT2	—		—	—
V <sub>DD</sub>	—	Positive power supply.	—	—
V <sub>PP</sub>	—	High-voltage applied during program write/verification. Connected directly to V <sub>SS</sub> in normal operating mode.	—	—
V <sub>SS</sub>	—	Ground potential.	—	—

2.2 Pins in PROM Programming Mode

Pin Name	Input/Output	Function
$\overline{RESET}$	Input	PROM programming mode setting When +5 V or +12.5 V is applied to the V <sub>PP</sub> pin and a low level signal is applied to the $\overline{RESET}$ pin, this chip is set in the PROM programming mode.
V <sub>PP</sub>	Input	PROM programming mode setting and high-voltage applied during program write/verification.
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
$\overline{CE}$	Input	PROM enable input/program pulse input
$\overline{OE}$	Input	Read strobe input to PROM
$\overline{PGM}$	Input	Program/program inhibit input in PROM programming mode.
V <sub>DD</sub>	—	Positive power supply
V <sub>SS</sub>	—	Ground potential

**2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins**

Types of input/output circuits of the pins and recommended connection of unused pins are shown in Table 2-1. For the configuration of each type of input/output circuit, see Figure 2-1.

**Table 2-1. Type of Input/Output Circuit of Each Pin (1/2)**

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection for Unused Pins
P00/INTP0/TI00	2	Input	Connect to V <sub>SS</sub> .
P01/INTP1/TI01	8-A	Input/Output	Independently connect to V <sub>SS</sub> via a resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to V <sub>DD</sub> .
P10/ANI0 to P17/ANI7	11	Input/Output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0/SDA0	10-A		
P26/SO0/SB1/SDA1			
P27/SCK0/SCL			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ			
P37			
P40/AD0 to P47/AD7	5-E	Input/Output	Independently connect to V <sub>DD</sub> via a resistor.
P50/A8 to P57/A15	5-A	Input/Output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P60 to P63	13-D	Input/Output	Independently connect to V <sub>DD</sub> via a resistor.
P64/ $\overline{RD}$	5-A	Input/Output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P65/ $\overline{WR}$			
P66/ $\overline{WAIT}$			
P67/ASTB			

Table 2-1. Type of Input/Output Circuit of Each Pin (2/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection for Unused Pins
P70/SI2/RxD	8-A	Input/Output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P71/SO2/TxD	5-A		
P72/ $\overline{\text{SCK2}}$ /ASCK	8-A		
P80/A0 to P87/A7	5-A		
P90 to P93	13-D	Input/Output	Independently connect to V <sub>DD</sub> via a resistor.
P94 to P96	5-A	Input/Output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P100/TI5/TO5	8-A		
P101/TI6/TO6			
P102, P103	5-A		
P120/RTP0 to P127/RTP7	5-A		
P130/ANO0, P131/ANO1	12-A	Input/Output	Independently connect to V <sub>SS</sub> via a resistor.
$\overline{\text{RESET}}$	2	Input	—
XT2	16	—	Leave open.
AV <sub>REF0</sub>	—		Connect to V <sub>SS</sub> .
AV <sub>REF1</sub>			Connect to V <sub>DD</sub> .
AV <sub>DD</sub>			
AV <sub>SS</sub>			Connect to V <sub>SS</sub> .
V <sub>PP</sub>			Connect directly to V <sub>SS</sub> .

Figure 2-1. List of Pin Input/Output Circuits (1/2)





Figure 2-1. List of Pin Input/Output Circuits (2/2)




### 3. MEMORY SIZE SWITCHING REGISTER (IMS)

This is a register to disable use of part of internal memories by software. By setting this memory size switching register (IMS), it is possible to get the same memory mapping as that of the mask ROM versions with a different internal memory (ROM).

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets IMS to CFH.

Figure 3-1. Memory Size Switching Register Format



**Note** When the external device expansion function is used, the internal ROM capacity should be set to 56 Kbytes or less.

Table 3-1 shows the setting values of IMS which make the memory mapping the same as that of the mask ROM version.

Table 3-1. Memory Size Switching Register Setting Values

Target Mask ROM Versions	IMS Setting Value
μPD78074BY	C8H
μPD78075BY	CAH
μPD78076Y	CCH
μPD78078Y	CFH

#### 4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This register is used to set the internal expansion RAM capacity by software. By setting this internal expansion RAM size switching register (IXS), it is possible to get the same memory mapping as that of the mask ROM versions with a different internal expansion RAM.

IXS is set with an 8-bit memory manipulation instruction.

RESET input sets 0AH.

Figure 4-1. Internal Expansion RAM Size Switching Register Format




Table 4-1 shows the setting values of IXS which make the memory mapping the same as that of the mask ROM versions.

Table 4-1. Internal Expansion RAM Size Switching Register Setting Values

Target Mask ROM Versions	IXS Setting Value
μPD78074BY	0CH <sup>Note</sup>
μPD78075BY	
μPD78076Y	0AH
μPD78078Y	

**Note** If a program for the μPD78P078 in which “MOV IXS, #0CH” is written is executed in the μPD78074BY and μPD78075BY, the operations are not affected.

## 5. PROM PROGRAMMING

The μPD78P078Y has an on-chip 60-Kbyte PROM as a program memory. For programming, set the PROM programming mode with the  $V_{PP}$  and  $\overline{RESET}$  pins. For the connection of unused pins, refer to “**PIN CONFIGURATIONS (2) PROM programming mode.**”

**Caution** Programs must be written in addresses 0000H to EFFFH (The last address EFFFH must be specified). They cannot be written by a PROM programmer which cannot specify the write address.

### 5.1 Operating Modes

When +5 V or +12.5 V is applied to the  $V_{PP}$  pin and a low-level signal is applied to the  $\overline{RESET}$  pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 5-1 when the  $\overline{CE}$ ,  $\overline{OE}$  and  $\overline{PGM}$  pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

**Table 5-1. Operating Modes of PROM Programming**

Operating Mode	Pin	$\overline{RESET}$	$V_{PP}$	$V_{DD}$	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	D0 to D7
Page data latch	L		+12.5 V	+6.5 V	H	L	H	Data input
Page write					H	H	L	High-impedance
Byte write					L	H	L	Data input
Program verify					L	L	H	Data output
Program inhibit					×	H	H	High-impedance
					×	L	L	
Read		+5 V	+5 V	L	L	H	Data output	
Output disable				L	H	×	High-impedance	
Standby				H	×	×	High-impedance	

× : L or H

**(1) Read mode**

Read mode is set by setting  $\overline{CE} = L$ ,  $\overline{OE} = L$ .

**(2) Output disable mode**

Data output becomes high-impedance and is placed in the output disable mode by setting  $\overline{OE} = H$ .

Therefore, if multiple  $\mu$ PD78P078Ys are connected to the data bus, data can be read from any device by controlling the  $\overline{OE}$  pin.

**(3) Standby mode**

Standby mode is set by setting  $\overline{CE} = H$ .

In this mode, data outputs become high-impedance irrespective of the  $\overline{OE}$  status.

**(4) Page data latch mode**

Page data latch mode is set by setting  $\overline{CE} = H$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

**(5) Page write mode**

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1-ms program pulse (active low) to the  $\overline{PGM}$  pin with  $\overline{CE} = H$ ,  $\overline{OE} = H$ . Then, program verification can be performed by setting  $\overline{CE} = L$ ,  $\overline{OE} = L$ .

If programming is not performed by a one-time program pulse, X times ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(6) Byte write mode**

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the  $\overline{PGM}$  pin with  $\overline{CE} = L$ ,  $\overline{OE} = H$ . Then, program verification can be performed by setting  $\overline{OE} = L$ .

If programming is not performed by a one-time program pulse, X times ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(7) Program verify mode**

Program verify mode is set by setting  $\overline{CE} = L$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$ .

In this mode, check if a write operation is performed correctly after the write.


**(8) Program inhibit mode**

Program inhibit mode is used when the  $\overline{OE}$  pin,  $V_{PP}$  pin and D0 to D7 pins of multiple  $\mu$ PD78P078Ys are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the  $\overline{PGM}$  pin driven high.

5.2 PROM Write Procedure

Figure 5-1. Page Program Mode Flow Chart



G = Start address  
N = Program last address

Figure 5-2. Page Program Mode Timing






Figure 5-3. Byte Program Mode Flow Chart



G = Start address  
 N = Program last address

Figure 5-4. Byte Program Mode Timing



- Cautions**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub> and removed after V<sub>PP</sub>.
  2. V<sub>PP</sub> must not exceed +13.5 V including overshoot.
  3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V<sub>PP</sub>.


**5.3 PROM Read Procedure**

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

- (1) Fix the  $\overline{\text{RESET}}$  pin at low level, supply +5 V to the  $V_{PP}$  pin, and connect all other unused pins as shown in “PIN CONFIGURATIONS (2) PROM programming mode”.
- (2) Supply +5 V to the  $V_{DD}$  and  $V_{PP}$  pins.
- (3) Input address of read data into the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Figure 5-5.

**Figure 5-5. PROM Read Timings**



**6. PROGRAM ERASURE (μPD78P078YKL-T ONLY)**

The μPD78P078YKL-T is capable of erasing the data written in a program memory (to FFH) and rewriting.

To erase the programmed data, expose the erasure window to light having a wavelength shorter than about 400 nm. Normally, irradiate ultraviolet rays of 254-nm wavelength. The amount of exposure required to completely erase the programmed data is as follows:

- UV intensity × erasing time: 30 W • s/cm<sup>2</sup> or more
- Erasure time: 40 min. or more (When a UV lamp of 12,000 μW/cm<sup>2</sup> is used. However, a longer time may be needed because of deterioration in performance of the UV lamp, soiled erasure window, etc.)

When erasing the contents of data, set up the UV lamp within 2.5 cm from the erasure window. Further, if a filter is provided for a UV lamp, irradiate the ultraviolet rays after removing the filter.

**7. OPAQUE FILM ON ERASURE WINDOW (μPD78P078YKL-T ONLY)**

To protect from unintentional erasure by rays other than that of the lamp for erasing EPROM contents, or to protect internal circuits other than EPROM from misoperating by rays, cover the erasure window with an opaque film when EPROM contents erasure is not performed.

**8. ONE-TIME PROM VERSION SCREENING**

The one-time PROM version (μPD78P078YGC-8EU, 78P078YGF-3BA) cannot be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the condition below.

Storage Temperature	Storage Time
125°C	24 hours

NEC offers for an additional fee services from one-time PROM writing to marking, screening, and verify for products designated as “QTOP Microcontroller”. For details, contact an NEC sales representative.

9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol	Test Conditions		Ratings	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V
	V <sub>PP</sub>			-0.3 to +13.5	V
	AV <sub>DD</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>REF0</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>REF1</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>SS</sub>			-0.3 to +0.3	V
Input voltage	V <sub>I1</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, X1, X2, XT2, RESET		-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>I2</sub>	P60 to P63, P90 to 93	N-ch open-drain	-0.3 to +16	V
	V <sub>I3</sub>	A9	PROM programming mode	-0.3 to +13.5	V
Output voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
Analog input voltage	V <sub>AN</sub>	P10 to P17	Analog input pins	AV <sub>SS</sub> - 0.3 to AV <sub>REF0</sub> + 0.3	V
Output current, high	I <sub>OH</sub>	Per pin		-10	mA
		Total for P30 to P37, P56, P57, P60 to P67, P90 to P96, P100 to P103, P120 to P127		-15	mA
		Total for P01 to P06, P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P80 to P87, P130, P131		-15	mA
Output current, low	I <sub>OL</sub> <sup>Note</sup>	Per pin	Peak value	30	mA
			r.m.s. value	15	mA
		Total for P50 to P55	Peak value	100	mA
			r.m.s. value	70	mA
		Total for P56, P57, P60 to P63	Peak value	100	mA
			r.m.s. value	70	mA
		Total for P30 to P37, P64 to P67, P90 to P96, P100 to P103, P120 to P127	Peak value	100	mA
			r.m.s. value	70	mA
		Total for P20 to P27, P40 to P47, P80 to P87	Peak value	50	mA
			r.m.s. value	20	mA
		Total for P01 to P06, P10 to P17, P70 to P72, P130, P131	Peak value	50	mA
			r.m.s. value	20	mA
Operating ambient temperature	T <sub>A</sub>			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

**Note** The r.m.s. (root mean square) value should be calculated as follows: [r.m.s. value] = [Peak value] × √Duty

**Caution** Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.




**Remark** Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.

**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $V_{DD} = V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{IN}$	$f = 1\text{ MHz}$ , Unmeasured pins returned to 0 V.				15	pF
I/O capacitance	$C_{IO}$	$f = 1\text{ MHz}$ , Unmeasured pins returned to 0 V.	P01 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131			15	pF
			P60 to P63, P90 to P93			20	pF

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**Main System Clock Oscillator Characteristics** ( $T_A = -40\text{ to }+85^\circ\text{C}$ ,  $V_{DD} = 1.8\text{ to }5.5\text{ V}$ )

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency ( $f_x$ ) <sup>Note 1</sup>	$V_{DD} = \text{Oscillation voltage range}$	1.0		5.0	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After $V_{DD}$ came to MIN. of oscillation voltage range			4	ms
Crystal resonator		Oscillation frequency ( $f_x$ ) <sup>Note 1</sup>		1.0		5.0	MHz
		Oscillation stabilization time <sup>Note 2</sup>	$V_{DD} = 4.5\text{ to }5.5\text{ V}$			10 30	ms
External clock		X1 input frequency ( $f_x$ ) <sup>Note 1</sup>		1.0		5.0	MHz
		X1 input high- and low-level widths ( $t_{XH}$ , $t_{XL}$ )		85		500	ns

**Notes 1.** Only the oscillator characteristics are shown. For the instruction execution time, refer to **AC Characteristics**.



**2.** Time required for oscillation to stabilize after a reset or the STOP mode has been released.

**Cautions 1.** When using the oscillation circuit of the main system clock, wire the portion enclosed in broken lines in the figures as follows to avoid adverse influences on the wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring over other signal lines.
- Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
- Always keep the ground point of the capacitor of the oscillation circuit at the same potential as  $V_{SS}$ .
- Do not connect the power source pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

**2.** When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

**Subsystem Clock Oscillator Characteristics** ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 1.8$  to  $5.5$  V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency ( $f_{XT}$ ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>	$V_{DD} = 4.5$ to $5.5$ V		1.2	2	s
External clock		XT1 input frequency ( $f_{XT}$ ) <sup>Note 1</sup>		32		100	kHz
		XT1 input high-, low-level widths ( $t_{XTH}$ , $t_{XTL}$ )		5		15	μs

- Notes**
1. Only the oscillator characteristics are shown. For the instruction execution time, refer to **AC Characteristics**.
  2. Time required for oscillation to stabilize after  $V_{DD}$  reaches the minimum value of the oscillation voltage range.

**Cautions** 1. When using the oscillation circuit of the subsystem clock, wire the portion enclosed in broken lines in the figures as follows to avoid adverse influences on the wiring capacitance:

- Keep the wiring length as short as possible.
  - Do not cross the wiring over other signal lines.
  - Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
  - Always keep the ground point of the capacitor of the oscillation circuit at the same potential as  $V_{SS}$ .
  - Do not connect the power source pattern through which a high current flows.
  - Do not extract signals from the oscillation circuit.
2. The amplification factor of the subsystem clock oscillator is designed to be low to reduce the current consumption and therefore, the subsystem clock oscillator is influenced by noise more easily than the main system clock oscillator. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.

**Recommended Oscillator Constant**

**Main System Clock : Ceramic Resonator (T<sub>A</sub> = -40 to +85°C)**

Manufacturer	Part number	Frequency	Recommended circuit constant			Oscillation voltage range		Remarks
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)	
TDK	CCR1000K2	1.00 MHz	150	150	0	2.0	5.5	On-chip capacitor
	CCR2.0MC3	2.00 MHz	On-chip	On-chip	0	2.0	5.5	On-chip capacitor surface mount type
	CCR4.0MC3	4.00 MHz	On-chip	On-chip	0	2.0	5.5	On-chip capacitor surface mount type
	FCR4.0MC5	4.00 MHz	On-chip	On-chip	0	2.0	5.5	On-chip capacitor insertion type
Murata Mfg. Corporation	CSB1000J	1.00 MHz	100	100	5.6	1.8	5.5	Insertion type
	CSA2.00MG040	2.00 MHz	100	100	0	1.8	5.5	Insertion type
	CST2.00MG040	2.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor insertion type
	CSA4.00MG	4.00 MHz	30	30	0	1.8	5.5	Insertion type
	CST4.00MGW	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor insertion type
	CSA4.00MGU	4.00 MHz	30	30	0	1.8	5.5	Insertion type
	CST4.00MGWU	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor insertion type

**Main System Clock : Ceramic Resonator (T<sub>A</sub> = -20 to +80°C)**

Manufacturer	Part number	Frequency	Recommended circuit constant			Oscillation voltage range		Remarks
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)	
Kyocera Corporation	KFR-1000F	1.00 MHz	220	220	0	1.8	5.5	Insertion type
	PBR-1000Y	1.00 MHz	220	220	0	1.8	5.5	Surface mount type
	KBR-2.0MS	2.00 MHz	82	82	0	1.8	5.5	Insertion type
	KBR-4.0MKC	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor insertion type
	KBR-4.0MSB	4.00 MHz	33	33	0	1.8	5.5	Insertion type
	PBRC4.00B	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor surface mount type
	PBRC4.00A	4.00 MHz	33	33	0	1.8	5.5	Surface mount type

**Caution** The oscillator constant and oscillation voltage range indicate conditions for stable oscillation. The oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit		
Input voltage, high	V <sub>IH1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P80 to P87, P94 to P96, P102, P103, P120 to P127, P130, P131	V <sub>DD</sub> = 2.7 to 5.5 V	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
				0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH2</sub>	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, P100, P101, RESET	V <sub>DD</sub> = 2.7 to 5.5 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
				0.85V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH3</sub>	P60 to P63, P90 to P93 (N-ch open-drain)	V <sub>DD</sub> = 2.7 to 5.5 V	0.7V <sub>DD</sub>		15	V	
				0.8V <sub>DD</sub>		15	V	
	V <sub>IH4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V	
				V <sub>DD</sub> -0.2		V <sub>DD</sub>	V	
	V <sub>IH5</sub>	XT1/P07, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V	
			<b>Note</b>	0.9V <sub>DD</sub>		V <sub>DD</sub>	V	
	Input voltage, low	V <sub>IL1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P80 to P87, P94 to P96, P102, P103, P120 to P127, P130, P131	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.3V <sub>DD</sub>	V
					0		0.2V <sub>DD</sub>	V
V <sub>IL2</sub>		P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, P100, P101, RESET	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.2V <sub>DD</sub>	V	
				0		0.15V <sub>DD</sub>	V	
V <sub>IL3</sub>		P60 to P63, P90 to P93 (N-ch open-drain)	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		0.3V <sub>DD</sub>	V	
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0		0.2V <sub>DD</sub>	V	
				0		0.1V <sub>DD</sub>	V	
V <sub>IL4</sub>		X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.4	V	
				0		0.2	V	
V <sub>IL5</sub>		XT1/P07, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		0.2V <sub>DD</sub>	V	
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0		0.1V <sub>DD</sub>	V	
			<b>Note</b>	0		0.1V <sub>DD</sub>	V	
Output voltage, high		V <sub>OH</sub>	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -1.0			V	
	I <sub>OH</sub> = -100 μA		V <sub>DD</sub> -0.5			V		

**Note** When used as P07, the reverse phase of P07 should be input to XT2 pin using an inverter.

**Remark** Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, low	V <sub>OL1</sub>	P50 to P57, P60 to P63, P90 to P93	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OL</sub> = 15 mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OL</sub> = 1.6 mA			0.4	V
	V <sub>OL2</sub>	SB0, SB1, $\overline{\text{SCK0}}$	V <sub>DD</sub> = 4.5 to 5.5 V, open-drain, pulled up (R = 1 kΩ)			0.2V <sub>DD</sub>	V
	V <sub>OL3</sub>	I <sub>OL</sub> = 400 μA				0.5	V
Input leakage current, high	I <sub>LIH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, $\overline{\text{RESET}}$			3	μA
	I <sub>LIH2</sub>		X1, X2, XT1/P07, XT2			20	μA
	I <sub>LIH3</sub>	V <sub>IN</sub> = 15 V	P60 to P63, P90 to P93			80	μA
Input leakage current, low	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, $\overline{\text{RESET}}$			-3	μA
			X1, X2, XT1/P07, XT2			-20	μA
	I <sub>LIL3</sub>		P60 to P63, P90 to P93			-3 <sup>Note</sup>	μA
Output leakage current, high	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub>				3	μA
Output leakage current, low	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V				-3	μA

**Note** The value is -200 μA (MAX.) only for 1.5 clock cycles (no wait) when read-out instruction is executed to port 6 (P6), port mode register 6 (PM6), port 9 (P9) and port mode register 9 (PM9). For cases other than the 1.5 clock cycles of read-out instruction execution, the value is -3 μA (MAX.).

**Remark** Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Software pull-up resistor <sup>Note 1</sup>	R	V <sub>IN</sub> = 0 V, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	15	40	90	kΩ
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	20		500	kΩ
Supply current <sup>Note 2</sup>	I <sub>DD1</sub>	5.0-MHz crystal oscillation operating mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>		5.4	16.2	mA
			V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 7</sup>		0.8	2.4	mA
			V <sub>DD</sub> = 2.2 V ± 10% <sup>Note 7</sup>		0.45	1.35	mA
	I <sub>DD1</sub>	5.0-MHz crystal oscillation operating mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup>		9.5	28.5	mA
			V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 7</sup>		1.0	3.0	mA
	I <sub>DD2</sub>	5.0 MHz crystal oscillation HALT mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V ± 10%		1.4	4.2	mA
			V <sub>DD</sub> = 3.0 V ± 10%		0.5	1.5	mA
		5.0 MHz crystal oscillation HALT mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 4</sup>	V <sub>DD</sub> = 2.0 V ± 10%		280	840	μA
			V <sub>DD</sub> = 5.0 V ± 10%		1.6	4.8	mA
	I <sub>DD2</sub>	5.0 MHz crystal oscillation HALT mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V ± 10%		0.65	1.95	mA
			V <sub>DD</sub> = 2.0 V ± 10%				
	I <sub>DD3</sub>	32.768-kHz crystal oscillation operating mode <sup>Note 5</sup>	V <sub>DD</sub> = 5.0 V ± 10%		135	270	μA
			V <sub>DD</sub> = 3.0 V ± 10%		95	190	μA
			V <sub>DD</sub> = 2.0 V ± 10%		70	140	μA
	I <sub>DD4</sub>	32.768-kHz crystal oscillation HALT mode <sup>Note 5</sup>	V <sub>DD</sub> = 5.0 V ± 10%		25	55	μA
			V <sub>DD</sub> = 3.0 V ± 10%		5	15	μA
			V <sub>DD</sub> = 2.0 V ± 10%		2.5	12.5	μA
	I <sub>DD5</sub>	XT1 = V <sub>DD</sub> STOP mode Feedback resistor used	V <sub>DD</sub> = 5.0 V ± 10%		1	30	μA
V <sub>DD</sub> = 3.0 V ± 10%				0.5	10	μA	
V <sub>DD</sub> = 2.0 V ± 10%				0.3	10	μA	
I <sub>DD6</sub>	XT1 = V <sub>DD</sub> STOP mode Feedback resistor not used	V <sub>DD</sub> = 5.0 V ± 10%		0.1	30	μA	
		V <sub>DD</sub> = 3.0 V ± 10%		0.05	10	μA	
		V <sub>DD</sub> = 2.0 V ± 10%		0.05	10	μA	

★  
★  
★

- Notes**
1. Software pull-up resistor can be used only within a range of V<sub>DD</sub> = 2.7 to 5.5 V.
  2. Supply current flowing to the V<sub>DD</sub> pin. It excludes the current flowing to the A/D, D/A converters and on-chip pull-up resistors.
  3. f<sub>xx</sub> = fx/2 operation (when oscillation mode selection register (OSMS) is set to 00H).
  4. f<sub>xx</sub> = fx operation (when OSMS is set to 01H).
  5. When the main system clock is stopped.
  6. High-speed mode operation (when processor clock control register (PCC) is set to 00H).
  7. Low-speed mode operation (when PCC is set to 04H).

- Remarks**
1. Unless otherwise specified, alternate-function pin characteristics are the same as port pin characteristics.
  2. f<sub>xx</sub>: Main system clock frequency (fx or fx/2)
  3. fx: Main system clock oscillation frequency

AC Characteristics

(1) Basic Operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit	
Cycle time (minimum instruction execution time)	T <sub>CY</sub>	Operating on main system clock	f <sub>XX</sub> = f <sub>X</sub> /2 <sup>Note 1</sup>	V <sub>DD</sub> = 2.7 to 5.5 V	0.8		64	μs
					2.0		64	μs
			f <sub>XX</sub> = f <sub>X</sub> <sup>Note 2</sup>	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.4		32	μs
			2.7 V ≤ V <sub>DD</sub> < 3.5 V	0.8		32	μs	
		Operating on subsystem clock				40	122	125
TI00 input high-/low-level widths	t <sub>TIH00</sub> ,	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		2/f <sub>sam</sub> +0.1 <sup>Note 3</sup>			μs	
	t <sub>TIL00</sub>	2.7 V ≤ V <sub>DD</sub> < 3.5 V		2/f <sub>sam</sub> +0.2 <sup>Note 3</sup>			μs	
				2/f <sub>sam</sub> +0.5 <sup>Note 3</sup>			μs	
TI01 input high-/low-level widths	t <sub>TIH01</sub> ,	V <sub>DD</sub> = 2.7 to 5.5 V		10			μs	
	t <sub>TIL01</sub>			20			μs	
TI1, TI2, TI5, TI6 input frequency	f <sub>TI1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V		0		4	MHz	
				0		275	kHz	
TI1, TI2, TI5, TI6 input high-/low-level widths	t <sub>TIH1</sub> ,	V <sub>DD</sub> = 4.5 to 5.5 V		100			ns	
	t <sub>TIL1</sub>			1.8			μs	
Interrupt request input high-/low-level widths	t <sub>INTH</sub> ,	INTP0	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	2/f <sub>sam</sub> +0.1 <sup>Note 3</sup>			μs	
			2.7 V ≤ V <sub>DD</sub> < 3.5 V	2/f <sub>sam</sub> +0.2 <sup>Note 3</sup>			μs	
				2/f <sub>sam</sub> +0.5 <sup>Note 3</sup>			μs	
	t <sub>INTL</sub>	INTP1 to INTP6, P40 to P47	V <sub>DD</sub> = 2.7 to 5.5 V	10			μs	
				20			μs	
RESET low-level width	t <sub>RSL</sub>	V <sub>DD</sub> = 2.7 to 5.5 V		10			μs	
				20			μs	

**Notes** 1. When oscillation mode selection register (OSMS) is set to 00H.


2. When OSMS is set to 01H.

3. f<sub>sam</sub> can be selected as f<sub>XX</sub>/2<sup>N</sup>, f<sub>XX</sub>/32, f<sub>XX</sub>/64 or f<sub>XX</sub>/128 (N = 0 to 4) by bits 0 and 1 (SCS0, SCS1) of the sampling clock selection register (SCS).


**Remark** f<sub>XX</sub>: Main system clock frequency (f<sub>X</sub> or f<sub>X</sub>/2)

f<sub>X</sub>: Main system clock oscillation frequency

**T<sub>CY</sub> vs. V<sub>DD</sub>**  
**(Main System Clock f<sub>xx</sub> = f<sub>x</sub>/2 Operation)**



**T<sub>CY</sub> vs. V<sub>DD</sub>**  
**(Main System Clock f<sub>xx</sub> = f<sub>x</sub> Operation)**



(2) Read/Write Operation

(a) When MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 4.5 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		0.85t <sub>cy</sub> - 50		ns
Address setup time	t <sub>ADS</sub>		0.85t <sub>cy</sub> - 50		ns
Address hold time	t <sub>ADH</sub>		50		ns
Address → Data input time	t <sub>ADD1</sub>			(2.85 + 2n) t <sub>cy</sub> - 80	ns
	t <sub>ADD2</sub>			(4 + 2n) t <sub>cy</sub> - 100	ns
RD ↓ → Data input time	t <sub>RDD1</sub>			(2 + 2n) t <sub>cy</sub> - 100	ns
	t <sub>RDD2</sub>			(2.85 + 2n) t <sub>cy</sub> - 100	ns
Read data hold time	t <sub>RDH</sub>		0		ns
RD low-level width	t <sub>RDL1</sub>		(2 + 2n) t <sub>cy</sub> - 60		ns
	t <sub>RDL2</sub>		(2.85 + 2n) t <sub>cy</sub> - 60		ns
RD ↓ → WAIT ↓ input time	t <sub>RDWT1</sub>			0.85t <sub>cy</sub> - 50	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> - 60	ns
WR ↓ → WAIT ↓ input time	t <sub>WRWT</sub>			2t <sub>cy</sub> - 60	ns
WAIT low-level width	t <sub>WTL</sub>		(1.15 + 2n) t <sub>cy</sub>	(2 + 2n) t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.85 + 2n) t <sub>cy</sub> - 100		ns
Write data hold time	t <sub>WDH</sub>	load resistance ≥ 5 kΩ	20		ns
WR low-level width	t <sub>WRL</sub>		(2.85 + 2n) t <sub>cy</sub> - 60		ns
ASTB ↓ → RD ↓ delay time	t <sub>ASTRD</sub>		25		ns
ASTB ↓ → WR ↓ delay time	t <sub>ASTWR</sub>		0.85t <sub>cy</sub> + 20		ns
In external fetch RD ↑ → ASTB ↑ delay time	t <sub>RDAST</sub>		0.85t <sub>cy</sub> - 10	1.15t <sub>cy</sub> + 20	ns
In external fetch RD ↑ → address hold time	t <sub>RDADH</sub>		0.85t <sub>cy</sub> - 50	1.15t <sub>cy</sub> + 50	ns
RD ↑ → write data output time	t <sub>RDWD</sub>		40		ns
WR ↓ → write data output time	t <sub>WRWD</sub>		0	50	ns
WR ↑ → address hold time	t <sub>WRADH</sub>		0.85t <sub>cy</sub> - 20	1.15t <sub>cy</sub> + 40	ns
WAIT ↑ → RD ↑ delay time	t <sub>WTRD</sub>		1.15t <sub>cy</sub> + 40	3.15t <sub>cy</sub> + 40	ns
WAIT ↑ → WR ↑ delay time	t <sub>WTWR</sub>		1.15t <sub>cy</sub> + 30	3.15t <sub>cy</sub> + 30	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(b) Except When MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		t <sub>cY</sub> - 80		ns
Address setup time	t <sub>ADS</sub>		t <sub>cY</sub> - 80		ns
Address hold time	t <sub>ADH</sub>		0.4t <sub>cY</sub> - 10		ns
Address → Data input time	t <sub>ADD1</sub>			(3 + 2n) t <sub>cY</sub> - 160	ns
	t <sub>ADD2</sub>			(4 + 2n) t <sub>cY</sub> - 200	ns
RD ↓ → Data input time	t <sub>RDD1</sub>			(1.4 + 2n) t <sub>cY</sub> - 70	ns
	t <sub>RDD2</sub>			(2.4 + 2n) t <sub>cY</sub> - 70	ns
Read data hold time	t <sub>RDH</sub>		0		ns
RD low-level width	t <sub>RDL1</sub>		(1.4 + 2n) t <sub>cY</sub> - 20		ns
	t <sub>RDL2</sub>		(2.4 + 2n) t <sub>cY</sub> - 20		ns
RD ↓ → WAIT ↓ input time	t <sub>RDWT1</sub>			t <sub>cY</sub> - 100	ns
	t <sub>RDWT2</sub>			2t <sub>cY</sub> - 100	ns
WR ↓ → WAIT ↓ input time	t <sub>WRWT</sub>			2t <sub>cY</sub> - 100	ns
WAIT low-level width	t <sub>WTL</sub>		(1 + 2n) t <sub>cY</sub>	(2 + 2n) t <sub>cY</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.4 + 2n) t <sub>cY</sub> - 60		ns
Write data hold time	t <sub>WDH</sub>	load resistance ≥ 5 kΩ	20		ns
WR low-level width	t <sub>WRL</sub>		(2.4 + 2n) t <sub>cY</sub> - 20		ns
ASTB ↓ → RD ↓ delay time	t <sub>ASTRD</sub>		0.4t <sub>cY</sub> - 30		ns
ASTB ↓ → WR ↓ delay time	t <sub>ASTWR</sub>		1.4t <sub>cY</sub> - 30		ns
In external fetch RD ↑ → ASTB ↑ delay time	t <sub>RDAST</sub>		t <sub>cY</sub> - 10	t <sub>cY</sub> + 20	ns
In external fetch RD ↑ → address hold time	t <sub>RDADH</sub>		t <sub>cY</sub> - 80	t <sub>cY</sub> + 50	ns
RD ↑ → write data output time	t <sub>RDWD</sub>		0.4t <sub>cY</sub> - 30		ns
WR ↓ → write data output time	t <sub>WRWD</sub>		0	60	ns
WR ↑ → address hold time	t <sub>WRADH</sub>		t <sub>cY</sub> - 60	t <sub>cY</sub> + 60	ns
WAIT ↑ → RD ↑ delay time	t <sub>WTRD</sub>		0.6t <sub>cY</sub> + 180	2.6t <sub>cY</sub> + 180	ns
WAIT ↑ → WR ↑ delay time	t <sub>WTWR</sub>		0.6t <sub>cY</sub> + 120	2.6t <sub>cY</sub> + 120	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
  3. t<sub>cY</sub> = T<sub>cY</sub>/4
  4. n indicates the number of waits.

(3) Serial Interface (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

(a) Serial Interface Channel 0

(i) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH1</sub> ,	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY1</sub> /2-50			ns
	t <sub>KL1</sub>		t <sub>KCY1</sub> /2-100			ns
SIO setup time (to $\overline{\text{SCK0}}$ ↑)	t <sub>SIK1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
			400			ns
SIO hold time (from $\overline{\text{SCK0}}$ ↑)	t <sub>KSI1</sub>		400			ns
$\overline{\text{SCK0}}$ ↓ → SO0 output delay time	t <sub>KSO1</sub>	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the SO0 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH2</sub> ,	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	400			ns
	t <sub>KL2</sub>		800			ns
			1600			ns
			2400			ns
SIO setup time (to $\overline{\text{SCK0}}$ ↑)	t <sub>SIK2</sub>	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
			150			ns
SIO hold time (from $\overline{\text{SCK0}}$ ↑)	t <sub>KSI2</sub>		400			ns
$\overline{\text{SCK0}}$ ↓ → SO0 output delay time	t <sub>KSO2</sub>	C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 2.0 to 5.5 V		300	ns
					500	ns
$\overline{\text{SCK0}}$ rise, fall time	t <sub>R2</sub> ,	When using external device expansion function			160	ns
	t <sub>F2</sub>				1000	ns
		When not using external device expansion function				

**Note** C is the SO0 output line load capacitance.

(iii) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY3}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1600			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
				4800			ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH3}}$	V <sub>DD</sub> = 2.7 to 5.5 V	$t_{\text{KCY3}}/2-160$			ns	
			$t_{\text{KCY3}}/2-190$			ns	
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL3}}$	V <sub>DD</sub> = 4.5 to 5.5 V	$t_{\text{KCY3}}/2-50$			ns	
			$t_{\text{KCY3}}/2-100$			ns	
SB0, SB1 setup time (to $\overline{\text{SCK0}}$ ↑)	$t_{\text{SIK3}}$	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	300			ns	
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	350			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	400			ns
				500			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}$ ↑)	$t_{\text{KS13}}$		600			ns	
$\overline{\text{SCK0}}$ ↓ → SB0, SB1 output delay time	$t_{\text{KSO3}}$		0		300	ns	

**Note** R and C are the  $\overline{\text{SCK0}}$ , SB0, SB1 output line load resistance and load capacitance.

(iv) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY4}}$	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1600			ns	
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns	
			4800			ns	
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH4}}$	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	650			ns	
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1300			ns	
			2100			ns	
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL4}}$	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns	
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1600			ns	
			2400			ns	
SB0, SB1 setup time (to $\overline{\text{SCK0}}$ ↑)	$t_{\text{SIK4}}$	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns	
			150			ns	
SB0, SB1 hold time (from $\overline{\text{SCK0}}$ ↑)	$t_{\text{KS14}}$		$t_{\text{KCY4}}/2$			ns	
$\overline{\text{SCK0}}$ ↓ → SB0, SB1 output delay time	$t_{\text{KSO4}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		300	ns
			2.0 V ≤ V <sub>DD</sub> < 4.5 V	0		500	ns
						800	ns
$\overline{\text{SCK0}}$ rise, fall time	$t_{\text{R4}},$ $t_{\text{F4}}$	When using external device expansion function			160	ns	
		When not using external device expansion function			1000	ns	

**Note** R and C are the SB0, SB1 output line load resistance and load capacitance.

(v) I<sup>2</sup>C bus mode (SCL ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
SCL cycle time	t <sub>KCY5</sub>	R = 1 kΩ, C = 100 pF <sup>Note</sup>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	10			μs
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	20			μs
				30			μs
SCL high-level width	t <sub>KH5</sub>		V <sub>DD</sub> = 2.7 to 5.5 V	t <sub>KCY5</sub> -160			ns
				t <sub>KCY5</sub> -190			ns
SCL low-level width	t <sub>KL5</sub>		V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY5</sub> -50			ns
				t <sub>KCY5</sub> -100			ns
SDA0, SDA1 setup time (to SCL↑)	t <sub>SIK5</sub>		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	200			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
				400			ns
SDA0, SDA1 hold time (from SCL↓)	t <sub>KSI5</sub>		0			ns	
SCL↓→SDA0, SDA1 output delay time	t <sub>KSO5</sub>		4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		300	ns
			2.0 V ≤ V <sub>DD</sub> < 4.5 V	0		500	ns
				0		600	ns
SCL↑→SDA0, SDA1↓ or SCL↑→ SDA0, SDA1↑	t <sub>KSB</sub>		200			ns	
SDA0, SDA1↓→SCL↓	t <sub>SBK</sub>		V <sub>DD</sub> = 2.0 to 5.5 V	400			ns
				500			ns
				500			ns
SDA0, SDA1 high level width	t <sub>SBH</sub>		500			ns	

**Note** R and C are the SCL, SDA0, SDA1 output line load resistance and load capacitance.

(vi) I<sup>2</sup>C bus mode (SCL ... external clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCL cycle time	t <sub>KCY6</sub>			1000			ns
SCL high-/low-level width	t <sub>KH6</sub> , t <sub>KL6</sub>	V <sub>DD</sub> = 2.0 to 5.5 V		400			ns
				600			ns
SDA0, SDA1 setup time (to SCL↑)	t <sub>SIK6</sub>	V <sub>DD</sub> = 2.0 to 5.5 V		200			ns
				300			ns
SDA0, SDA1 hold time (from SCL↓)	t <sub>KSI6</sub>			0			ns
SCL↓→SDA0, SDA1 output delay time	t <sub>KSO6</sub>	R = 1 kΩ, C = 100 pF <sup>Note</sup>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		300	ns
			2.0 V ≤ V <sub>DD</sub> < 4.5 V	0		500	ns
				0		600	ns
SCL↑→SDA0, SDA1↓ or SCL↑→SDA0, SDA1↑	t <sub>KSB</sub>			200			ns
SDA0, SDA1↓→SCL↓	t <sub>SBK</sub>	V <sub>DD</sub> = 2.0 to 5.5 V		400			ns
				500			ns
SDA0, SDA1 high-level width	t <sub>SBH</sub>	V <sub>DD</sub> = 2.0 to 5.5 V		500			ns
				800			ns
SCL rise, fall time	t <sub>RE6</sub> ,	When using external device expansion function				160	ns
	t <sub>FE6</sub>	When not using external device expansion function				1000	ns

**Note** R and C are the SDA0, SDA1 output line load resistance and load capacitance.

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH7}},$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY7}}/2-50$			ns
	$t_{\text{KL7}}$		$t_{\text{KCY7}}/2-100$			ns
SI1 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
SI1 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KSI7}}$		400			ns
$\overline{\text{SCK1}}$ ↓ → SO1 output delay time	$t_{\text{KSO7}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the SO1 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns	
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns	
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns	
			4800			ns	
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH8}},$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns	
	$t_{\text{KL8}}$		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1600			ns
				2400			ns
SI1 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK8}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns	
			150			ns	
SI1 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KSI8}}$		400			ns	
$\overline{\text{SCK1}}$ ↓ → SO1 output delay time	$t_{\text{KSO8}}$	$C = 100 \text{ pF}^{\text{Note}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns	
					500	ns	
$\overline{\text{SCK1}}$ rise, fall time	$t_{\text{R8}},$	When using external device expansion function			160	ns	
	$t_{\text{F8}}$		When not using external device expansion function		1000	ns	

**Note** C is the SO1 output line load capacitance.

(iii) 3-wire serial I/O mode with automatic transmission/reception function ( $\overline{\text{SCK1}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH9}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY9}}/2-50$			ns
	$t_{\text{KL9}}$		$t_{\text{KCY9}}/2-100$			ns
S11 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
S11 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KSH9}}$		400			ns
$\overline{\text{SCK1}}$ ↓ → SO1 output delay time	$t_{\text{KSO9}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
$\overline{\text{SCK1}}$ ↑ → STB ↑	$t_{\text{SBD}}$		$t_{\text{KCY9}}/2-100$		$t_{\text{KCY9}}/2+100$	ns
Strobe signal high-level width	$t_{\text{SBW}}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	$t_{\text{KCY9}}-30$		$t_{\text{KCY9}}+30$	ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	$t_{\text{KCY9}}-60$		$t_{\text{KCY9}}+60$	ns
			$t_{\text{KCY9}}-90$		$t_{\text{KCY9}}+90$	ns
Busy signal setup time (to busy signal detection timing)	$t_{\text{BYS}}$		100			ns
Busy signal hold time (from busy signal detection timing)	$t_{\text{BYH}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	200			ns
			300			ns
Busy inactive → $\overline{\text{SCK1}}$ ↓	$t_{\text{SPS}}$				$2t_{\text{KCY9}}$	ns

**Note** C is the SO1 output line load capacitance.

(iv) 3-wire serial I/O mode with automatic transmission/reception function ( $\overline{\text{SCK1}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY10}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH10}},$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
	$t_{\text{KL10}}$	$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1600			ns
			2400			ns
SI1 setup time (to $\overline{\text{SCK1}}$ ↑)	$t_{\text{SIK10}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI1 hold time (from $\overline{\text{SCK1}}$ ↑)	$t_{\text{KSI10}}$		400			ns
$\overline{\text{SCK1}}$ ↓ → SO1 output delay time	$t_{\text{KSO10}}$	$C = 100 \text{ pF}^{\text{Note}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns
					500	ns
$\overline{\text{SCK1}}$ rise, fall time	$t_{\text{R10}},$ $t_{\text{F10}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the SO1 output line load capacitance.

(c) Serial Interface Channel 2

(i) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	$t_{\text{KCY11}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK2}}$ high-/low-level width	$t_{\text{KH11}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY11}}/2-50$			ns
	$t_{\text{KL11}}$		$t_{\text{KCY11}}/2-100$			ns
SI2 setup time (to $\overline{\text{SCK2}}$ ↑)	$t_{\text{SIK11}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
SI2 hold time (from $\overline{\text{SCK2}}$ ↑)	$t_{\text{KSH11}}$		400			ns
$\overline{\text{SCK2}}$ ↓ → SO2 output delay time	$t_{\text{KSO11}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the SO2 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	$t_{\text{KCY12}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK2}}$ high-/low-level width	$t_{\text{KH12}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
	$t_{\text{KL12}}$	$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1600			ns
			2400			ns
SI2 setup time (to $\overline{\text{SCK2}}$ ↑)	$t_{\text{SIK12}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI2 hold time (from $\overline{\text{SCK2}}$ ↑)	$t_{\text{KSH12}}$		400			ns
$\overline{\text{SCK2}}$ ↓ → SO2 output delay time	$t_{\text{KSO12}}$	$C = 100 \text{ pF}^{\text{Note}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns
					500	ns
$\overline{\text{SCK2}}$ rise, fall time	$t_{\text{R12}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ When not using external device expansion function			1000	ns
	$t_{\text{F12}}$				160	ns

**Note** C is the SO2 output line load capacitance.

(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			78125	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			39063	bps
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			19531	bps
					9766	bps



(iv) UART mode (External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	$t_{KCY13}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	800			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	1600			ns
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	3200			ns
			4800			ns
ASCK high-/low-level width	$t_{KH13},$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	400			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	800			ns
	$t_{KL13}$	$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	1600			ns
			2400			ns
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			39063	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			19531	bps
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			9766	bps
					6510	bps
ASCK rise, fall time	$t_{R13},$ $t_{F13}$	$V_{DD} = 4.5\text{ to }5.5\text{ V}$ When not using external device expansion function			1000	ns
					160	ns



AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing




**Read/Write Operation**

**External fetch (no wait):**




**Remark** ( ) is effective only in separate bus mode.

**External fetch (wait insertion):**




**Remark** ( ) is effective only in separate bus mode.

**External data access (no wait):**



**Remark** ( ) is effective only in separate bus mode.


**External data access (wait insertion):**



**Remark** ( ) is effective only in separate bus mode.


Serial Transfer Timing

3-wire serial I/O mode:




Remark  $m = 1, 2, 7, 8, 11, 12$   
 $n = 2, 8, 12$


2-wire serial I/O mode:




I<sup>2</sup>C bus mode



3-wire serial I/O mode with automatic transmission/reception function:




3-wire serial I/O mode with automatic transmission/reception function (busy processing):



**Note** The signal is not actually low here, but is represented in this way to show the timing.

UART mode (external clock input):



**A/D Converter Characteristics** ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $AV_{DD} = V_{DD} = 2.7$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Total error <sup>Note</sup>		$2.7\text{ V} \leq AV_{REF0} \leq AV_{DD}$			1.4	%
Conversion time	$t_{CONV}$		19.1		200	μs
Sampling time	$t_{SAMP}$		$12/f_{xx}$			μs
Analog input voltage	$V_{IAN}$		$AV_{SS}$		$AV_{REF0}$	V
Reference voltage	$AV_{REF0}$		2.7		$AV_{DD}$	V
$AV_{REF0}$ to $AV_{SS}$ resistance	$R_{AIREF0}$		4			kΩ

**Note** Excluding quantization error ( $\pm 1/2$  LSB). Shown as a percentage of the full scale value.

**Remark**  $f_{xx}$ : Main system clock frequency ( $f_x$  or  $f_x/2$ )  
 $f_x$ : Main system clock oscillation frequency

**D/A Converter Characteristics** ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 1.8$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Resolution					8	bit	
Total error		$R = 2\text{ M}\Omega$ <sup>Note 1</sup>			1.2	%	
		$R = 4\text{ M}\Omega$ <sup>Note 1</sup>			0.8	%	
		$R = 10\text{ M}\Omega$ <sup>Note 1</sup>			0.6	%	
Settling time		$C = 30\text{ pF}$ <sup>Note 1</sup>	$4.5\text{ V} \leq AV_{REF1} \leq 5.5\text{ V}$			10	μs
			$2.7\text{ V} \leq AV_{REF1} < 4.5\text{ V}$			15	μs
			$1.8\text{ V} \leq AV_{REF1} < 2.7\text{ V}$			20	μs
Output resistor	$R_O$	<b>Note 2</b>		10		kΩ	
Analog reference voltage	$AV_{REF1}$		1.8		$V_{DD}$	V	
$AV_{REF1}$ to $AV_{SS}$ resistance	$R_{AIREF1}$	$DACS0, DACS1 = 55H$ <sup>Note 2</sup>	4	8		kΩ	

**Notes** 1. R and C are the D/A converter output pin load resistance and load capacitance.  
 2. Value for one D/A converter channel.

**Remark**  $DACS0, DACS1$  : D/A conversion value setting register 0, 1


**Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics** ( $T_A = -40$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	$V_{DDDR}$		1.8		5.5	V
Data retention supply current	$I_{DDDR}$	$V_{DDDR} = 1.8\text{ V}$ When subsystem clock stopped and feedback resistor disconnected		0.1	10	μA
Release signal setup time	$t_{SREL}$		0			μs
Oscillation stabilization wait time	$t_{WAIT}$	Release by $\overline{\text{RESET}}$		$2^{17}/f_x$		ms
		Release by interrupt		<b>Note</b>		ms


**Note**  $2^{12}/f_{xx}$  or  $2^{14}/f_{xx}$  to  $2^{17}/f_{xx}$  can be selected by bit 0 to bit 2 (OSTS0 to OSTS2) of oscillation stabilization time selection register.

**Remark**  $f_{xx}$ : Main system clock frequency ( $f_x$  or  $f_x/2$ )  
 $f_x$ : Main system clock oscillation frequency


**Data Retention Timing (STOP mode released by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (Standby release signal: STOP mode released by interrupt signal)**



Interrupt Input Timing



$\overline{\text{RESET}}$  Input Timing



**PROM Programming Characteristics**

**DC Characteristics**

(1) **PROM Write Mode** ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	$V_{IH}$	$V_{IH}$		$0.7V_{DD}$		$V_{DD}$	V
Input voltage, low	$V_{IL}$	$V_{IL}$		0		$0.3V_{DD}$	V
Output voltage, high	$V_{OH}$	$V_{OH}$	$I_{OH} = -1\text{ mA}$	$V_{DD} - 1.0$			V
Output voltage, low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		12.2	12.5	12.8	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		6.25	6.5	6.75	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$\overline{PGM} = V_{IL}$			50	mA
$V_{DD}$ supply current	$I_{DD}$	$I_{CC}$				50	mA

(2) **PROM Read Mode** ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5\text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6\text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	$V_{IH}$	$V_{IH}$		$0.7V_{DD}$		$V_{DD}$	V
Input voltage, low	$V_{IL}$	$V_{IL}$		0		$0.3V_{DD}$	V
Output voltage, high	$V_{OH1}$	$V_{OH1}$	$I_{OH} = -1\text{ mA}$	$V_{DD} - 1.0$			V
	$V_{OH2}$	$V_{OH2}$	$I_{OH} = -100\ \mu\text{A}$	$V_{DD} - 0.5$			V
Output voltage, low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
Output leakage current	$I_{LO}$	$I_{LO}$	$0 \leq V_{OUT} \leq V_{DD}$ , $\overline{OE} = V_{IH}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		$V_{DD} - 0.6$	$V_{DD}$	$V_{DD} + 0.6$	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		4.5	5.0	5.5	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$V_{PP} = V_{DD}$			100	μA
$V_{DD}$ supply current	$I_{DD}$	$I_{CCA1}$	$\overline{CE} = V_{IL}$ , $V_{IN} = V_{IH}$			50	mA

**Note** Corresponding μPD27C1001A symbol.

**AC Characteristics**

**(1) PROM Write Mode**

(a) Page program mode ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{\text{OE}} \downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{\text{OE}}$ setup time	t <sub>OES</sub>	t <sub>OES</sub>		2			μs
$\overline{\text{CE}}$ setup time (to $\overline{\text{OE}} \downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{\text{OE}} \downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{\text{OE}} \uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
	t <sub>AHL</sub>	t <sub>AHL</sub>		2			μs
	t <sub>AHV</sub>	t <sub>AHV</sub>		0			μs
Input data hold time (from $\overline{\text{OE}} \uparrow$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
$\overline{\text{OE}} \uparrow \rightarrow$ Data output float delay time	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{\text{OE}} \downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{\text{OE}} \downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
$\overline{\text{OE}} \downarrow \rightarrow$ Valid data delay time	t <sub>OE</sub>	t <sub>OE</sub>				1	μs
$\overline{\text{OE}}$ pulse width during data latching	t <sub>LW</sub>	t <sub>LW</sub>		1			μs
$\overline{\text{PGM}}$ setup time	t <sub>PGMS</sub>	t <sub>PGMS</sub>		2			μs
$\overline{\text{CE}}$ hold time	t <sub>CEH</sub>	t <sub>CEH</sub>		2			μs
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	t <sub>OEH</sub>		2			μs

(b) Byte program mode ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{\text{PGM}} \downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{\text{OE}}$ setup time	t <sub>OES</sub>	t <sub>OES</sub>		2			μs
$\overline{\text{CE}}$ setup time (to $\overline{\text{PGM}} \downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{\text{PGM}} \downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{\text{OE}} \uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
Input data hold time (from $\overline{\text{PGM}} \uparrow$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
$\overline{\text{OE}} \uparrow \rightarrow$ Data output float delay time	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{\text{PGM}} \downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{\text{PGM}} \downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
$\overline{\text{OE}} \downarrow \rightarrow$ Valid data delay time	t <sub>OE</sub>	t <sub>OE</sub>				1	μs
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	—		2			μs

**Note** Corresponding μPD27C1001A symbol.

**(2) PROM Read Mode** ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6 \text{ V}$ )


Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address → Data output delay time	t <sub>ACC</sub>	t <sub>ACC</sub>	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
$\overline{CE} \downarrow \rightarrow$ Data output delay time	t <sub>CE</sub>	t <sub>CE</sub>	$\overline{OE} = V_{IL}$			800	ns
$\overline{OE} \downarrow \rightarrow$ Data output delay time	t <sub>OE</sub>	t <sub>OE</sub>	$\overline{CE} = V_{IL}$			200	ns
$\overline{OE} \uparrow \rightarrow$ Data output float delay time	t <sub>DF</sub>	t <sub>DF</sub>	$\overline{CE} = V_{IL}$	0		60	ns
Address → Data hold time	t <sub>OH</sub>	t <sub>OH</sub>	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

**Note** Corresponding μPD27C1001A symbol.


**(3) PROM Programming Mode** ( $T_A = 25^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	t <sub>SMA</sub>		10			μs

PROM Write Mode Timing (page program mode)




**PROM Write Mode Timing (byte program mode)**




- Cautions**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub>, and removed after V<sub>PP</sub>.
  2. V<sub>PP</sub> must not exceed +13.5 V including overshoot.
  3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V<sub>PP</sub>.

**PROM Read Mode Timing**





- Notes**
1. If you want to read within the range of t<sub>ACC</sub>, make the OE input delay time from the fall of CE a maximum of t<sub>ACC</sub> - t<sub>OE</sub>.
  2. t<sub>DF</sub> is the time from when either OE or CE first reaches V<sub>IH</sub>.

PROM Programming Mode Setting Timing




10. CHARACTERISTIC CURVES (REFERENCE VALUES)





11. PACKAGE DRAWINGS

100 PIN PLASTIC QFP (14 × 20)



NOTE


Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P100GF-65-3BA1-2

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	0.8	0.031
G	0.6	0.024
H	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8±0.2	0.071 <sup>+0.008</sup> <sub>-0.009</sub>
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

**Remark** The shape and material of ES versions are the same as those of mass-produced versions.

100 PIN PLASTIC LQFP (FINE PITCH) (14 × 14)



NOTE


Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	16.00±0.20	0.630±0.008
B	14.00±0.20	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.00±0.20	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	16.00±0.20	0.630±0.008
F	1.00	0.039
G	1.00	0.039
H	0.22 <sup>+0.05</sup> <sub>-0.04</sub>	0.009±0.002
I	0.08	0.003
J	0.50 (T.P.)	0.020 (T.P.)
K	1.00±0.20	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
L	0.50±0.20	0.020 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>	0.007 <sup>+0.001</sup> <sub>-0.003</sub>
N	0.08	0.003
P	1.40±0.05	0.055±0.002
Q	0.10±0.05	0.004±0.002
R	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.60 MAX.	0.063 MAX.

S100GC-50-8EU

**Remark** The shape and material of ES versions are the same as those of mass-produced versions.

100 PIN CERAMIC WQFN



**NOTE**  
 Each lead centerline is located within 0.06 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

X100KW-65A-1

ITEM	MILLIMETERS	INCHES
A	20.6±0.4	0.811±0.016
B	19.0	0.748
C	13.8	0.543
D	14.6±0.4	0.575±0.016
E	1.94	0.076
F	2.14	0.084
G	3.5 MAX,	0.138 MAX.
H	0.45±0.10	0.018 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.06	0.003
J	0.65	0.026
K	1.0±0.2	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
Q	C 0.3	C 0.012
R	0.875	0.034
S	1.125	0.044
T	R 3.17	R 0.125
U	12.0	0.472
W	0.75±0.2	0.030 <sup>+0.008</sup> <sub>-0.009</sub>
Z	0.10	0.004

**12. RECOMMENDED SOLDERING CONDITIONS**

It is recommended that the μPD78P078Y be soldered under the following conditions. For details on the recommended soldering conditions, refer to information document “**Semiconductor Device Mounting Technology Manual**” (C10535E).

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

**Table 12-1. Soldering Conditions for Surface Mount Devices**

**μPD78P078YGF-3BA: 100-pin plastic QFP (14 × 20 mm, resin thickness: 2.7 mm)**

Soldering Method	Soldering Conditions	Symbol
Infrared ray reflow	Package peak temperature: 235°C, Reflow time: 30 seconds or less (at 210°C or higher), Number of reflow processes: 3 or less	IR35-00-3
VPS	Package peak temperature: 215°C, Reflow time: 40 seconds or less (at 200°C or higher), Number of reflow processes: 3 or less	VP15-00-3
Wave soldering	Solder temperature: 260°C or below, Flow time: 10 seconds or less, Number of flow processes: 1, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C or below, Flow time: 3 seconds or less (per pin row)	—

- Cautions**
1. Do not use different soldering methods together (except for partial heating method).
  2. Soldering conditions have not been fixed because the μPD78P078YGC-8EU is still under development.

**APPENDIX A. DEVELOPMENT TOOLS**

The following development tools are available to support development of systems using the μPD78P078Y.

**Language Processing Software**

RA78K/0 <sup>Notes 1, 2, 3, 4</sup>	Assembler package common to the 78K/0 Series
CC78K/0 <sup>Notes 1, 2, 3, 4</sup>	C compiler package common to the 78K/0 Series
DF78078 <sup>Notes 1, 2, 3, 4</sup>	Device file common to the μPD78078 Subseries
CC78K/0-L <sup>Notes 1, 2, 3, 4</sup>	C compiler library source file common to the 78K/0 Series

**PROM Writing Tools**

PG-1500	PROM programmer
PA-78P078GC PA-78P078GF PA-78P078KL-T	Programmer adapter connected to the PG-1500
PG-1500 Controller <sup>Notes 1, 2</sup>	Control program for the PG-1500

**Debugging Tools**

IE-78000-R	In-circuit emulator common to the 78K/0 Series
★ IE-78000-R-A	In-circuit emulator common to the 78K/0 Series (for integrated debugger)
IE-78000-R-BK	Break board common to the 78K/0 Series
IE-78078-R-EM	Emulation board for evaluation of the μPD78078 Subseries
EP-78064GC-R EP-78064GF-R	Emulation probe common to the μPD78064 Subseries
★ EV-9200GF-100	Socket mounted on the target system board prepared for 100-pin plastic QFP (GF-3BA type)
TGC-100SDW	Adapter mounted on the target system board prepared for 100-pin plastic LQFP (GC-8EU type) This is a product of TOKYO ELETECH Corporation (Tokyo (03) 5295-1661). Consult an NEC sales representative for purchase.
EV-9900	Tool used for removing the μPD78P078YKL-T from the EV-9200GF-100.
SM78K0 <sup>Notes 5, 6, 7</sup>	System simulator common to the 78K/0 Series
ID78K0 <sup>Notes 4, 5, 6, 7</sup>	Integrated debugger for the IE-78000-R-A
SD78K/0 <sup>Notes 1, 2</sup>	Screen debugger for the IE-78000-R
DF78078 <sup>Notes 1, 2, 4, 5, 6, 7</sup>	Device file common to the μPD78078 Subseries

**Real-Time OS**

RX78K/0 <sup>Notes 1, 2, 3, 4</sup>	Real-time OS used for the 78K/0 Series
MX78K0 <sup>Notes 1, 2, 3, 4</sup>	OS used for the 78K/0 Series

**Fuzzy Inference Development Support System**

FE9000 <sup>Note 1</sup> /FE9200 <sup>Note 3</sup>	Fuzzy knowledge data creation tool
FT9080 <sup>Note 1</sup> /FT9085 <sup>Note 2</sup>	Translator
FI78K0 <sup>Notes 1, 2</sup>	Fuzzy inference module
FD78K0 <sup>Notes 1, 2</sup>	Fuzzy inference debugger

**Notes** 1. PC-9800 Series (MS-DOS™) based

2. IBM PC/AT™ and its compatibles (PC DOS™/IBM DOS™/MS-DOS) based

3. HP9000 Series 300™(HP-UXTM) based

4. HP9000 Series 700™ (HP-UX), SPARCstation™ (SunOS™), and EWS4800 Series (EWS-UX/V) based

5. PC-9800 Series (MS-DOS + Windows™) based

6. IBM PC/AT and its compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based


7. NEWS™ (NEWS-OSTM) based

**Remarks** 1. Refer to the **78K/0 Series Selection Guide (U11126E)** for information on third party development tools.

2. Use the RA78K/0, CC78K/0, SM78K/0, ID78K0, SD78K/0, and RX78K/0 in combination with the DF78078.

DRAWINGS OF CONVERSION SOCKET (EV-9200GF-100) AND RECOMMENDED FOOTPRINT


Figure A-1. Drawing of EV-9200GF-100 (for reference only)



EV-9200GF-100-G0

ITEM	MILLIMETERS	INCHES
A	24.6	0.969
B	21	0.827
C	15	0.591
D	18.6	0.732
E	4-C 2	4-C 0.079
F	0.8	0.031
G	12.0	0.472
H	22.6	0.89
I	25.3	0.996
J	6.0	0.236
K	16.6	0.654
L	19.3	0.76
M	8.2	0.323
N	8.0	0.315
O	2.5	0.098
P	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	φ1.5	φ0.059

Figure A-2. Recommended Footprint of EV-9200GF-100 (for reference only)




EV-9200GF-100-P1

ITEM	MILLIMETERS	INCHES
A	26.3	1.035
B	21.6	0.85
C	0.65±0.02 x 29=18.85±0.05	0.026 <sup>+0.001</sup> <sub>-0.002</sub> x 1.142=0.742 <sup>-0.002</sup> <sub>-0.002</sub>
D	0.65±0.02 x 19=12.35±0.05	0.026 <sup>+0.001</sup> <sub>-0.002</sub> x 0.748=0.486 <sup>+0.003</sup> <sub>-0.002</sub>
E	15.6	0.614
F	20.3	0.799
G	12±0.05	0.472 <sup>+0.003</sup> <sub>-0.002</sub>
H	6±0.05	0.236 <sup>+0.003</sup> <sub>-0.002</sub>
I	0.35±0.02	0.014 <sup>+0.001</sup> <sub>-0.001</sub>
J	φ2.36±0.03	φ0.093 <sup>+0.001</sup> <sub>-0.002</sub>
K	φ2.3	φ0.091
L	φ1.57±0.03	φ0.062 <sup>+0.001</sup> <sub>-0.002</sub>

**Caution** Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

★ DRAWINGS OF CONVERSION ADAPTER (TGC-100SDW)

Figure A-3. Drawings of TGC-100SDW (for reference only) (Unit: mm)



ITEM	MILLIMETERS	INCHES	ITEM	MILLIMETERS	INCHES
A	21.55	0.848	a	14.45	0.569
B	0.5x24=12	0.020x0.945=0.472	b	1.85±0.25	0.073±0.010
C	0.5	0.020	c	3.5	0.138
D	0.5x24=12	0.020x0.945=0.472	d	2.0	0.079
E	15.0	0.591	e	3.9	0.154
F	21.55	0.848	f	0.25	0.010
G	φ3.55	φ0.140	g	φ4.5	φ0.177
H	10.9	0.429	h	16.0	0.630
I	13.3	0.524	i	1.125±0.3	0.044±0.012
J	15.7	0.618	j	0~5°	0.000~0.197°
K	18.1	0.713	k	5.9	0.232
L	13.75	0.541	l	0.8	0.031
M	0.5x24=12.0	0.020x0.945=0.472	m	2.4	0.094
N	1.125±0.3	0.044±0.012	n	2.7	0.106
O	1.125±0.2	0.044±0.008	<b>TGC-100SDW-G0E</b>		
P	7.5	0.295			
Q	10.0	0.394			
R	11.3	0.445			
S	18.1	0.713			
T	φ5.0	φ0.197			
U	5.0	0.197			
V	4-φ1.3	4-φ0.051			
W	1.8	0.071			
X	C 2.0	C 0.079			
Y	φ0.9	φ0.035			
Z	φ0.3	φ0.012			

Note Product by TOKYO ELETECH CORPORATION.

★ APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

Document Name	Document No.	
	Japanese	English
μPD78078, 78078Y Subseries User's Manual	U10641J	U10641E
μPD78076Y, 78078Y Data Sheet	U10605J	U10605E
μPD78P078Y Data Sheet	U10606J	This document
μPD78074BY, 78075BY Data Sheet	Planned	Planned
μPD78075B, 78075BY Subseries User's Manual	U12560J	Planned
78K/0 Series User's Manual—Instructions	U12326J	U12326E
78K/0 Series Instruction Table	U10903J	—
78K/0 Series Instruction Set	U10904J	—
μPD78078Y Subseries Special Function Register Table	IEM-5601	—
78K/0 Series Application Note—Basics (III)	IEA-767	U10182E

Documents Related to Development Tools (User's Manual) (1/2)

Document Name	Document No.		
	Japanese	English	
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor	EEU-817	EEU-1402	
RA78K0 Assembler Package	Operation	U11802J	U11802E
	Assembly language	U11801J	U11801E
	Structured assembly language	U11789J	U11789E
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
CC78K0 C Compiler	Operation	U11517J	U11517E
	Language	U11518J	U11518E
CC78K/0 C Compiler Application Note	Programming know-how	EEA-618	EEA-1208
CC78K Series Library Source File	U12322J	—	
PG-1500 PROM Programmer	U11940J	EEU-1335	
PG-1500 Controller PC-9800 Series (MS-DOS) Based	EEU-704	EEU-1291	
PG-1500 Controller IBM PC Series (PC DOS) Based	EEU-5008	U10540E	
IE-78000-R	U11376J	U11376E	
IE-78000-R-BK	EEU-867	EEU-1427	
IE-78000-R-A	U10057J	U10057E	
IE-78078-R-EM	U10775J	U10775E	
EP-78064	EEU-934	EEU-1522	

**Caution** The contents of the documents listed above are subject to change without prior notice. Make sure to use the latest edition when starting design.

**Documents Related to Development Tools (User's Manual) (2/2)**

Document Name		Document No.	
		Japanese	English
SM78K0 System Simulator Windows Based	Reference	U10181J	U10181E
SM78K Series System Simulator	External parts user open interface specification	U10092J	U10092E
ID78K0 Integrated Debugger EWS Based	Reference	U11151J	—
ID78K0 Integrated Debugger PC Based	Reference	U11539J	U11539E
ID78K0 Integrated Debugger Windows Based	Guides	U11649J	U11649E
SD78K/0 Screen Debugger	Introduction	EEU-852	U10539E
PC-9800 Series (MS-DOS) Based	Reference	U10952J	—
SD78K/0 Screen Debugger	Introduction	EEU-5024	EEU-1414
IBM PC/AT (PC DOS) Based	Reference	U11279J	U11279E

**Documents Related to Embedded Software (User's Manual)**

Document Name		Document No.	
		Japanese	English
78K/0 Series Real-time OS	Basics	U11537J	—
	Installation	U11536J	—
78K/0 Series OS MX78K0	Basics	U12257J	—
Fuzzy Knowledge Data Creation Tool		EEU-829	EEU-1438
78K/0, 78K/II, and 87AD Series Fuzzy Inference Development Support System Translator		EEU-862	EEU-1444
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module		EEU-858	EEU-1441
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Debugger		EEU-921	EEU-1458

**Other Documents**

Document Name		Document No.	
		Japanese	English
IC Package Manual		C10943X	
Semiconductor Device Mounting Technology Manual		C10535J	C10535E
Quality Grades on NEC Semiconductor Devices		C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System		C10983J	C10983E
Electrostatic Discharge (ESD) Test		MEM-539	—
Guide to Quality Assurance for Semiconductor Devices		C11893J	MEI-1202
Microcomputer Product Series Guide – Third Party Products –		U11416J	—

**Caution** The contents of the documents listed above are subject to change without prior notice. Be sure to use the latest edition when starting design.

[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)**

Santa Clara, California  
 Tel: 800-366-9782  
 Fax: 800-729-9288

**NEC Electronics (Germany) GmbH**

Duesseldorf, Germany  
 Tel: 0211-65 03 02  
 Fax: 0211-65 03 490

**NEC Electronics (UK) Ltd.**

Milton Keynes, UK  
 Tel: 01908-691-133  
 Fax: 01908-670-290

**NEC Electronics Italiana s.r.l.**

Milano, Italy  
 Tel: 02-66 75 41  
 Fax: 02-66 75 42 99

**NEC Electronics (Germany) GmbH**

Benelux Office  
 Eindhoven, The Netherlands  
 Tel: 040-2445845  
 Fax: 040-2444580

**NEC Electronics (France) S.A.**

Velizy-Villacoublay, France  
 Tel: 01-30-67 58 00  
 Fax: 01-30-67 58 99

**NEC Electronics (France) S.A.**

Spain Office  
 Madrid, Spain  
 Tel: 01-504-2787  
 Fax: 01-504-2860

**NEC Electronics (Germany) GmbH**

Scandinavia Office  
 Taeby, Sweden  
 Tel: 08-63 80 820  
 Fax: 08-63 80 388

**NEC Electronics Hong Kong Ltd.**

Hong Kong  
 Tel: 2886-9318  
 Fax: 2886-9022/9044

**NEC Electronics Hong Kong Ltd.**

Seoul Branch  
 Seoul, Korea  
 Tel: 02-528-0303  
 Fax: 02-528-4411

**NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130  
 Tel: 253-8311  
 Fax: 250-3583

**NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
 Tel: 02-719-2377  
 Fax: 02-719-5951

**NEC do Brasil S.A.**

Sao Paulo-SP, Brasil  
 Tel: 011-889-1680  
 Fax: 011-889-1689