



# DSP Microcomputer

ANALOG DEVICES INC

65E D

**ADSP-2101**

### 1.1 Scope.

This specification covers the detail requirements for a monolithic CMOS 16-bit fixed-point DSP microcomputer.

### 1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

**Device Part Number<sup>1</sup>**

- 1 ADSP-2101TG/883B-40
- 2 ADSP-2101TG/883B-50

**NOTE**

<sup>1</sup>See Paragraph 1.2.3 for package identifier.

### 1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X) Package	Description
G	G-68A 68-Lead Pin Grid Array

### 1.3 Absolute Maximum Ratings. (T<sub>A</sub> = +25°C unless otherwise noted)

Supply Voltage	.....	-0.3 V to +7 V
Input Voltage	.....	-0.3 V to V <sub>DD</sub> +0.3 V
Output Voltage Swing	.....	-0.3 V to V <sub>DD</sub> +0.3 V
Operating Temperature Range (Ambient)	.....	-55°C to +125°C
Storage Temperature Range	.....	-65°C to +150°C
Lead Temperature (10 sec) PGA	.....	+300°C
Lead Temperature (5 sec) PLCC and PQFP	.....	+280°C

### 1.5 Thermal Characteristics.

Ambient Temperature Rating:

$$T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$$

T<sub>CASE</sub> = Case temperature in °C

PD = Power dissipation in W

θ<sub>CA</sub> = Thermal resistance (case-to-ambient)

θ<sub>JA</sub> = Thermal resistance (junction-to-ambient)

θ<sub>JC</sub> = Thermal resistance (junction-to-case)

Package	θ <sub>JA</sub>	θ <sub>JC</sub>	θ <sub>CA</sub>
PGA	18°C/W	9°C/W	9°C/W

DIGITAL SIGNAL PROCESSING 9

Table 1.

Test	Symbol	Device	Sub Group 1, 2, 3	Sub Group 4	Sub Group 9	Sub Group 10, 11	Test Condition <sup>1</sup>	Units
<b>ELECTRICAL CHARACTERISTICS</b>								
Hi-Level Input Voltage <sup>2, 3</sup>	V <sub>IH</sub>	-1, 2	2.0				@ V <sub>DD</sub> = max	V min
Hi-Level CLKIN Voltage	V <sub>IH</sub>	-1, 2	2.2				@ V <sub>DD</sub> = max	V min
Lo-Level Input Voltage <sup>1, 2</sup>	V <sub>IL</sub>	-1, 2	0.8				@ V <sub>DD</sub> = min	V max
Hi-Level Output Voltage <sup>2, 4, 5</sup>	V <sub>OH</sub>	-1, 2	2.4 V <sub>DD</sub> -0.3				@ V <sub>DD</sub> = min, I <sub>OH</sub> = -0.5 mA @ V <sub>DD</sub> = min, I <sub>OH</sub> = -100 μA <sup>6</sup>	V min
Lo-Level Output Voltage <sup>2, 4, 5</sup>	V <sub>OL</sub>	-1, 2	0.4				@ V <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA	V max
Hi-Level Input Current <sup>1</sup>	I <sub>IH</sub>	-1, 2	10				@ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max	μA max
Lo-Level Input Current <sup>1</sup>	I <sub>IL</sub>	-1, 2	10				@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V	μA max
Tristate Leakage Current <sup>1</sup>	I <sub>OZL</sub>	-1, 2	10				@ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max <sup>7</sup>	μA max
Supply Current (Idle) <sup>8, 9</sup>	I <sub>DD</sub>	-1, 2	14				@ V <sub>DD</sub> = max	mA max
Supply Current (Dynamic) <sup>9</sup>	I <sub>DD</sub>	-1, 2	81 64 55				@ V <sub>DD</sub> = max, t <sub>CK</sub> = 60 ns <sup>10</sup> @ V <sub>DD</sub> = max, t <sub>CK</sub> = 80 ns <sup>10</sup> @ V <sub>DD</sub> = max, t <sub>CK</sub> = 97.6 ns <sup>10</sup>	mA max mA max mA max
Input Pin Capacitance <sup>1, 6, 11</sup>	C <sub>I</sub>	-1, 2		8			@ V <sub>IN</sub> = +2.5 V, f <sub>IN</sub> = 1.0 MHz, T <sub>AMB</sub> = +25°C	pF max
Output Pin Capacitance <sup>6, 11, 12, 13</sup>	C <sub>O</sub>	-1, 2		8			@ V <sub>IN</sub> = +2.5 V, f <sub>IN</sub> = 1.0 MHz, T <sub>AMB</sub> = +25°C	pF max
<b>CLOCK SIGNALS</b>								
<i>Timing Requirements</i>								
CLKIN Period (ADSP-2101-40)	t <sub>CK</sub> <sup>14</sup>	-1, 2			97.6 200	97.6 200		ns min ns max
CLKIN Period (ADSP-2101-50)	t <sub>CK</sub> <sup>14</sup>	-1, 2			80 200	80 200		ns min ns max
CLKIN Period (ADSP-2101-66)	t <sub>CK</sub> <sup>14</sup>	-1, 2			60 200	60 200		ns min ns max
CLKIN Width Low	t <sub>CKL</sub>	-1, 2			20	20		ns min
CLKIN Width High	t <sub>CKH</sub>	-1, 2			20	20		ns min
<i>Switching Characteristic</i>								
CLKOUT Width Low	t <sub>CPL</sub>	-1, 2			0.5t <sub>CK</sub> -10			ns min
CLKOUT Width High	t <sub>CPH</sub>	-1, 2			0.5t <sub>CK</sub> -10			ns min
CLKIN High to CLKOUT High	t <sub>CKOH</sub>	-1, 2			0 20	0 20		ns min ns max
<i>Timing Requirements</i>								
RESET Width Low	t <sub>RSP</sub>	-1, 2			5t <sub>CK</sub> <sup>15</sup>	5t <sub>CK</sub> <sup>15</sup>		ns min
<b>INTERRUPTS AND FLAGS</b>								
<i>Timing Requirements</i>								
IRZ <sub>x</sub> or FI Setup before CLKOUT Low <sup>16, 17</sup>	t <sub>IFS</sub>	-1, 2			0.25t <sub>CK</sub> +15			ns min
IRQ <sub>x</sub> or FI Hold after CLKOUT High <sup>16, 17</sup>	t <sub>IFH</sub>	-1, 2			0.25t <sub>CK</sub>			ns min
<i>Switching Characteristics</i>								
FO Hold after CLKOUT High	t <sub>FOH</sub>	-1, 2			-5	-5		ns min
FO Delay from CLKOUT High	t <sub>FOD</sub>	-1, 2			15	15		ns max

ANALOG DEVICES INC

65E D

Test	Symbol	Device	Sub Group 1, 2, 3	Sub Group 4	Sub Group 9	Sub Group 10, 11	Test Condition <sup>†</sup>	Units
<b>BUS REQUEST/GRANT</b>								
<i>Timing Requirements</i>								
BR Hold after CLKOUT High <sup>18</sup>	t <sub>BH</sub>	-1, 2			0.25t <sub>CK</sub> +5	25t <sub>CK</sub> +15		ns min
BR Setup before CLKOUT Low <sup>18</sup>	t <sub>BS</sub>	-1, 2			0.25t <sub>CK</sub> +20	25t <sub>CK</sub> +20		ns min
<i>Switching Characteristics</i>								
CLKOUT High to $\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ , $\overline{\text{BMS}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ Disable	t <sub>SD</sub>	-1, 2			0.25t <sub>CK</sub> +20	25t <sub>CK</sub> +20		ns max
$\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ , $\overline{\text{BMS}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , Disable to BG Low	t <sub>SDB</sub>	-1, 2			0	0		ns min
BG High to $\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ , $\overline{\text{BMS}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ Enable	t <sub>SE</sub>	-1, 2			0	0		ns min
$\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ , $\overline{\text{BMS}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ Enable to CLKOUT High	t <sub>SEC</sub>	-1, 2			0.25t <sub>CK</sub> -10	0.25t <sub>CK</sub> -10		ns min
<b>MEMORY READ [w = Wait States × (t<sub>CK</sub>)]</b>								
<i>Timing Requirements</i>								
RD Low to Data Valid	t <sub>RDD</sub>	-1, 2			0.5t <sub>CK</sub> -15+w			ns max
A0-A13, $\overline{\text{PMS}}$ , $\overline{\text{DMS}}$ , $\overline{\text{BMS}}$ to Data Valid	t <sub>AA</sub>	-1, 2			0.75t <sub>CK</sub> -20+w <sup>19</sup>			ns max
Data Hold from RD High	t <sub>RDH</sub>	-1, 2			0	0		ns min
<i>Switching Characteristics</i>								
RD Pulse Width	t <sub>RP</sub>	-1, 2			0.5t <sub>CK</sub> -5+w			ns min
CLKOUT High to RD Low	t <sub>CRD</sub>	-1, 2			0.25t <sub>CK</sub> -5+w			ns min
A0-A13, $\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ , $\overline{\text{BMS}}$ Setup before RD Low	t <sub>ASR</sub>	-1, 2			0.25t <sub>CK</sub> +10			ns max
A0-A13, $\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ , $\overline{\text{BMS}}$ Hold after RD Deasserted	t <sub>RDA</sub>	-1, 2			0.25t <sub>CK</sub> -12			ns min
RD High to RD or WR Low	t <sub>RWR</sub>	-1, 2			0.25t <sub>CK</sub> -10			ns min
Data Setup before WR High	t <sub>DW</sub>	-1, 2			0.5t <sub>CK</sub> -5			ns min
Data Hold after WR High	t <sub>DH</sub>	-1, 2			0.5t <sub>CK</sub> -10+w			ns min
WR Low to Data Enabled	t <sub>WDE</sub>	-1, 2			0.25t <sub>CK</sub> -10	0		ns min
A0-A13, $\overline{\text{DMS}}$ , $\overline{\text{PMW}}$ Hold after WR Low	t <sub>ASW</sub>	-1, 2			0	0		ns min
Data Disable before WR or RD Low	t <sub>DDR</sub>	-1, 2			0.25t <sub>CK</sub> -12			ns min
CLKOUT High to WR Low	t <sub>CWR</sub>	-1, 2			0.25t <sub>CK</sub> -10			ns min
A0-A13, $\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ Setup before WR Deasserted	t <sub>AW</sub>	-1, 2			0.25t <sub>CK</sub> -5			ns min
A0-A13, $\overline{\text{DMS}}$ , $\overline{\text{PMS}}$ Hold after WR Deasserted	t <sub>WRA</sub>	-1, 2			0.25t <sub>CK</sub> +10			ns max
WR High to RD or WR Low	t <sub>WWR</sub>	-1, 2			0.75t <sub>CK</sub> -15+w			ns min
					0.25t <sub>CK</sub> -10			ns min
					0.5t <sub>CK</sub> -5			ns min
<b>SERIAL PORTS</b>								
<i>Timing Requirement</i>								
SCLK Period	t <sub>SCK</sub>	-1			97.6	97.6		ns min
DR/TFS/RFS Setup before SCLK Low	t <sub>SCS</sub>	-2			80	80		ns min
DR/TFS/RFS Hold after SCLK Low	t <sub>SCH</sub>	-1			10	10		ns min
SCLK <sub>IN</sub> Width	t <sub>SCP</sub>	-2			8	8		ns min
		-1			10	10		ns min
		-2			10	10		ns min
		-1			38	38		ns min
		-2			30	30		ns min

## ANALOG DEVICES INC

Test	Symbol	Device	Sub Group 1, 2, 3	Sub Group 4	Sub Group 9	Sub Group 10, 11	Test Condition <sup>1</sup>	Units
<i>Switching Characteristics</i>								
CLKOUT High to SCLK <sub>OUT</sub>	t <sub>CC</sub>	-1			0.25t <sub>CK</sub>	0.25t <sub>CK</sub>		ns min
		-2			0.25t <sub>CK</sub> +15	0.25t <sub>CK</sub> +15		ns max
SCLK High to DT Enable	t <sub>SCDE</sub>	-1, 2			0	0		ns min
		-2			25	25		ns max
SCLK High to DT Valid	t <sub>SCDV</sub>	-1			20	20		ns max
		-2			0	0		ns min
TFS/RFS <sub>OUT</sub> Hold after SCLK High	t <sub>RH</sub>	-1			0	0		ns min
		-2			0	0		ns min
TFS/RFS <sub>OUT</sub> Delay from SCLK High	t <sub>RD</sub>	-1			25	25		ns max
		-2			20	20		ns max
DT Hold after SCLK High	t <sub>SCDK</sub>	-1			0	0		ns min
		-2			0	0		ns min
TFS <sub>IN</sub> (alt) to DT Enable	t <sub>TDE</sub>	-1			0	0		ns min
		-2			0	0		ns min
TFS <sub>IN</sub> (alt) to DT Valid	t <sub>TDV</sub>	-1			20	20		ns max
		-2			18	18		ns max
SCLK High to DT Disable	t <sub>SCDD</sub>	-1			30	30		ns max
		-2			25	25		ns max
RFS <sub>IN</sub> (Multichannel, Frame Delay Zero) to DT Valid	t <sub>RDV</sub>	-1			25	25		ns max
		-2			20	20		ns max

## NOTES

<sup>1</sup>Input only pins: CLKIN, RESET, IRQ2, BR, MMAP, DR0, DR1.

<sup>2</sup>Bidirectional pins: D0-D23, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1.

<sup>3</sup>RESET, IRQ2, BR, MMAP, DR1, DR0 input pins.

<sup>4</sup>Output pins: BG, PMS, DMS, BMS, RD, WR, A0-A13, DT0, DT1, SCLK0, TFS0, TFS1, RFS0, RFS1.

<sup>5</sup>Although specified for TTL outputs, all ADSP-2101 outputs are CMOS-compatible and will drive to V<sub>DD</sub> and GND, assuming no dc loads.

<sup>6</sup>Guaranteed but not tested.

<sup>7</sup>0 V on BR, CLKIN active (to force tristate condition).

<sup>8</sup>Idle refers to ADSP-2101 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V<sub>DD</sub> or GND.

<sup>9</sup>Current reflects device operating with no output loads.

<sup>10</sup>V<sub>IN</sub> = 0.4 V and 2.4 V.

<sup>11</sup>Applies to PGA, PLCC, and PQFP package types.

<sup>12</sup>Tristatable pins: A0-A13, D0-D23, PMS, DMS, BMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RFS1.

<sup>13</sup>Output pin capacitance is the capacitive load for any tristated output pin.

<sup>14</sup>t<sub>CK</sub> values within the range of CLKIN period should be substituted for all relevant timing parameters to obtain specification value.

Example: t<sub>CPH</sub> + 0.5t<sub>CK</sub> - 10 ns = 0.5(60) - 10 ns = 20 ns.

<sup>15</sup>Applies after powerup sequence is complete. Internal phase lock loop requires no more than 1000 processor cycles assuming stable CLKIN (not in start-up time).

<sup>16</sup>If IRQX and FI inputs meet t<sub>IFS</sub> and t<sub>IFH</sub> setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be the following cycle. (Refer to "Interrupt Controller Operation" in the Program Control chapter of the user's manual for further information on interrupt.)


<sup>17</sup>Edge-sensitive interrupts require pulse widths greater than 10 ns; level-sensitive interrupts must be held low until serviced.

<sup>18</sup>BR is a synchronous signal which must meet setup/hold time requirements. Refer to the user's manual for BR/BG cycle relationships.

<sup>19</sup>t<sub>AA</sub> (max) = 0.75 t<sub>CK</sub> - 25 + w for ADSP-2101BG-66, ADSP-2101BP-66, ADSP-2101BS-66.

ANALOG DEVICES INC

3.2.1 Functional Block Diagram and Terminal Assignments.



## ANALOG DEVICES INC PIN CONFIGURATIONS

	A	B	C	D	E	F	G	H	J	K	L							
1		GND	D20	D22	V <sub>DD</sub>	BR	RESET	A1	A3	V <sub>DD</sub>		1						
2	D18	D19	D21	D23	MMAP	IR02	A0	A2	A4	A6	A5	2						
3	D16	D17	INDEX (NC)	<b>PGA PACKAGE BOTTOM VIEW (PINS UP)</b>						A7	GND	3						
4	D14	D15								A9	A8	4						
5	D12	D13								A11	A10	5						
6	D11	GND								A13	A12	6						
7	D9	D10								DMS	PMS	7						
8	D7	D8								BG	BMS	8						
9	D5	D6								CLKIN	XTAL	9						
10	D3	D4	D1							V <sub>DD</sub>	DR1	TFS1	SCLK0	GND	TF80	RD	CLK OUT	10
11		D2	D0							SCLK1	RFS1	DT1	DR0	RFS0	DT0	WR		11
	A	B	C							D	E	F	G	H	J	K	L	

	L	K	J	H	G	F	E	D	C	B	A							
1		V <sub>DD</sub>	A3	A1	RESET	BR	V <sub>DD</sub>	D22	D20	GND		1						
2	A5	A6	A4	A2	A0	IR02	MMAP	D23	D21	D19	D18	2						
3	GND	A7	<b>PGA PACKAGE TOP VIEW (PINS DOWN)</b>						INDEX (NC)	D17	D16	3						
4	A8	A9								D15	D14	4						
5	A10	A11								D13	D12	5						
6	A12	A13								GND	D11	6						
7	PMS	DMS								D10	D9	7						
8	BMS	BG								D8	D7	8						
9	XTAL	CLKIN								D6	D5	9						
10	CLK OUT	RD							TFS0	GND	SCLK0	TFS1	DR1	V <sub>DD</sub>	D1	D4	D3	10
11		WR							DT0	RFS0	DR0	DT1	RFS1	SCLK1	D0	D2		11
	L	K							J	H	G	F	E	D	C	B	A	


NC = NO CONNECT

### 3.2.4 Microcircuit Technology Group

This microcircuit is covered by technology group (105).

4.2.1 Life Test/Burn In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



ANALOG DEVICES INC




Figure 1. Clock Signals




Figure 2. Interrupts and Flags




Figure 3. Bus Request-Bus Grant




Figure 4. Memory Read




Figure 5. Memory Write

ANALOG DEVICES INC




Figure 6. Serial Ports