

1.1 Scope.

This specification covers the detail requirements for a monolithic CMOS 16-bit fixed-point DSP microcomputer.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device Part Number¹

-1	ADSP-2101TG/883B-40
-2	ADSP-2101TG/883B-50

NOTE

¹See Paragraph 1.2.3 for package identifier.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
G	G-68A	68-Lead Pin Grid Array

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Supply Voltage	 -0.3 V to +7 V
Input Voltage	 -0.3 V to $V_{DD} + 0.3$ V
Output Voltage Swing	 -0.3 V to $V_{DD} + 0.3$ V
Operating Temperature Range (Ambient)	 -55°C to $+125^\circ\text{C}$
Storage Temperature Range	 -65°C to $+150^\circ\text{C}$
Lead Temperature (10 sec) PGA	 $+300^\circ\text{C}$
Lead Temperature (5 sec) PLCC and PQFP	 $+280^\circ\text{C}$

1.5 Thermal Characteristics.

Ambient Temperature Rating:

$$T_{AMB} = T_{case} - (PD \times \theta_{CA})$$

T_{CASE} = Case temperature in $^\circ\text{C}$

PD = Power dissipation in W

θ_{CA} = Thermal resistance (case-to-ambient)

θ_{JA} = Thermal resistance (junction-to-ambient)

θ_{JC} = Thermal resistance (junction-to-case)

Package	θ_{JA}	θ_{JC}	θ_{CA}
PGA	18°C/W	9°C/W	9°C/W

ADSP-2101—SPECIFICATIONS

0816800 0040887 584 ANA

Table 1.

Test	Symbol	Device	Sub Group 1, 2, 3	Sub Group 4	Sub Group 9	Sub Group 10, 11	Test Condition ¹	Units
ELECTRICAL CHARACTERISTICS								
Hi-Level Input Voltage ^{2, 3}	V_{IH}	-1, 2	2.0				@ $V_{DD} = \max$	V min
Hi-Level CLKIN Voltage	V_{IH}	-1, 2	2.2				@ $V_{DD} = \max$	V min
Lo-Level Input Voltage ^{1, 2}	V_{IL}	-1, 2	0.8				@ $V_{DD} = \min$	V max
Hi-Level Output Voltage ^{2, 4, 5}	V_{OH}	-1, 2	2.4 $V_{DD}-0.3$				@ $V_{DD} = \min$, $I_{OH} = -0.5 \text{ mA}$ @ $V_{DD} = \min$, $I_{OH} = -100 \mu\text{A}$ ⁶	V min
Lo-Level Output Voltage ^{2, 4, 5}	V_{OL}	-1, 2	0.4				@ $V_{DD} = \min$, $I_{OL} = 2 \text{ mA}$	V max
Hi-Level Input Current ¹	I_{IH}	-1, 2	10				@ $V_{DD} = \max$, $V_{IN} = V_{DD} \text{ max}$	$\mu\text{A max}$
Lo-Level Input Current ¹	I_{IL}	-1, 2	10				@ $V_{DD} = \max$, $V_{IN} = 0 \text{ V}$	$\mu\text{A max}$
Tristate Leakage Current ¹	I_{OZL}	-1, 2	10				@ $V_{DD} = \max$, $V_{IN} = V_{DD} \text{ max}$ ⁷	$\mu\text{A max}$
Supply Current (Idle) ^{8, 9}	I_{DD}	-1, 2	14				@ $V_{DD} = \max$	mA max
Supply Current (Dynamic) ⁹	I_{DD}	-1, 2	81 64 55				@ $V_{DD} = \max$, $t_{CK} = 60 \text{ ns}$ ¹⁰ @ $V_{DD} = \max$, $t_{CK} = 80 \text{ ns}$ ¹⁰ @ $V_{DD} = \max$, $t_{CK} = 97.6 \text{ ns}$ ¹⁰	mA max mA max mA max
Input Pin Capacitance ^{1, 6, 11}	C_I	-1, 2		8			@ $V_{IN} = +2.5 \text{ V}$, $f_{IN} = 1.0 \text{ MHz}$, $T_{AMB} = +25^\circ\text{C}$	pF max
Output Pin Capacitance ^{6, 11, 12, 13}	C_O	-1, 2		8			@ $V_{IN} = +2.5 \text{ V}$, $f_{IN} = 1.0 \text{ MHz}$, $T_{AMB} = +25^\circ\text{C}$	pF max
CLOCK SIGNALS								
<i>Timing Requirements</i>								
CLKIN Period (ADSP-2101-40)	t_{CK}^{14}	-1, 2			97.6 200	97.6 200		ns min ns max
CLKIN Period (ADSP-2101-50)	t_{CK}^{14}	-1, 2			80 200	80 200		ns min ns max
CLKIN Period (ADSP-2101-66)	t_{CK}^{14}	-1, 2			60 200	60 200		ns min ns max
CLKIN Width Low	t_{CKL}	-1, 2			20	20		ns min
CLKIN Width High	t_{CKH}	-1, 2			20	20		ns min
<i>Switching Characteristic</i>								
CLKOUT Width Low	t_{CPL}	-1, 2			$0.5t_{CK}-10$			ns min
CLKOUT Width High	t_{CPH}	-1, 2			$0.5t_{CK}-10$			ns min
CLKIN High to CLKOUT High	t_{CKOH}	-1, 2			0 20	0 20		ns min ns max
<i>Timing Requirements</i>								
RESET Width Low	t_{RSP}	-1, 2			$5t_{CK}^{15}$	$5t_{CK}^{15}$		ns min
INTERRUPTS AND FLAGS								
<i>Timing Requirements</i>								
IRZx or FI Setup before CLKOUT Low ^{16, 17}	t_{IFS}	-1, 2			$0.25t_{CK}+15$			ns min
IRQx or FI Hold after CLKOUT High ^{16, 17}	t_{IFH}	-1, 2			$0.25t_{CK}$			ns min
<i>Switching Characteristics</i>								
FO Hold after CLKOUT High	t_{FOH}	-1, 2			-5	-5		ns min
FO Delay from CLKOUT High	t_{FOD}	-1, 2			15	15		ns max

ANALOG DEVICES INC

L5E D

Test	Symbol	Device	Sub Group 1, 2, 3	Sub Group 4	Sub Group 9	Sub Group 10, 11	Test Condition ¹	Units
BUS REQUEST/GRANT								
<i>Timing Requirements</i>								
BR Hold after CLKOUT High ¹⁸	t _{BH}	-1, 2			0.25t _{CK} +5	25t _{CK} +15		ns min
BR Setup before CLKOUT Low ¹⁸	t _{BS}	-1, 2			0.25t _{CK} +20	25t _{CK} +20		ns min
<i>Switching Characteristics</i>								
CLKOUT High to $\overline{\text{DMS}}$, PMS, BMS, RD, $\overline{\text{WR}}$ Disable	t _{SD}	-1, 2			0.25t _{CK} +20	25t _{CK} +20		ns max
$\overline{\text{DMS}}$, PMS, BMS, RD, $\overline{\text{WR}}$, Disable to BG Low	t _{SDB}	-1, 2			0	0		ns min
BG High to $\overline{\text{DMS}}$, PMS, BMS, RD, $\overline{\text{WR}}$ Enable	t _{SE}	-1, 2			0	0		ns min
$\overline{\text{DMS}}$, PMS, BMS, RD, $\overline{\text{WR}}$ Enable to CLKOUT High	t _{SEC}	-1, 2			0.25t _{CK} -10	0.25t _{CK} -10		ns min
MEMORY READ [w = Wait States × (t_{CK})]								
<i>Timing Requirements</i>								
RD Low to Data Valid	t _{RDD}	-1, 2			0.5t _{CK} -15+w			ns max
A0-A13, PMS, DMS, BMS to Data Valid	t _{AA}	-1, 2			0.75t _{CK} -20+w ¹⁹			ns max
Data Hold from RD High	t _{RDH}	-1, 2			0	0		ns min
<i>Switching Characteristics</i>								
RD Pulse Width	t _{RP}	-1, 2			0.5t _{CK} -5+w			ns min
CLKOUT High to RD Low	t _{CRD}	-1, 2			0.25t _{CK} -5+w			ns min
					0.25t _{CK} +10			ns max
A0-A13, $\overline{\text{DMS}}$, PMS, BMS Setup before RD Low	t _{ASR}	-1, 2			0.25t _{CK} -12			ns min
A0-A13, $\overline{\text{DMS}}$, PMS, BMS Hold after RD Deasserted	t _{RDA}	-1, 2			0.25t _{CK} -10			ns min
RD High to RD or $\overline{\text{WR}}$ Low	t _{RWR}	-1, 2			0.5t _{CK} -5			ns min
Data Setup before $\overline{\text{WR}}$ High	t _{DW}	-1, 2			0.5t _{CK} -10+w			ns min
Data Hold after $\overline{\text{WR}}$ High	t _{DH}	-1, 2			0.25t _{CK} -10			ns min
$\overline{\text{WR}}$ Low to Data Enabled	t _{WDE}	-1, 2			0	0		ns min
A0-A13, DMS, PMW Hold after $\overline{\text{WR}}$ Low	t _{ASW}	-1, 2			0.25t _{CK} -12			ns min
Data Disable before $\overline{\text{WR}}$ or RD Low	t _{DDR}	-1, 2			0.25t _{CK} -10			ns min
CLKOUT High to $\overline{\text{WR}}$ Low	t _{CWR}	-1, 2			0.25t _{CK} -5			ns min
					0.25t _{CK} +10			ns max
A0-A13, $\overline{\text{DMS}}$, PMS Setup before $\overline{\text{WR}}$ Deasserted	t _{AW}	-1, 2			0.75t _{CK} -15+w			ns min
A0-A13, $\overline{\text{DMS}}$, PMS Hold after $\overline{\text{WR}}$ Deasserted	t _{WRA}	-1, 2			0.25t _{CK} -10			ns min
$\overline{\text{WR}}$ High to RD or $\overline{\text{WR}}$ Low	t _{WWR}	-1, 2			0.5t _{CK} -5			ns min
SERIAL PORTS								
<i>Timing Requirement</i>								
SCLK Period	t _{SCK}	-1			97.6	97.6		ns min
		-2			80	80		ns min
DR/TFS/RFS Setup before SCLK Low	t _{SCS}	-1			10	10		ns min
		-2			8	8		ns min
DR/TFS/RFS Hold after SCLK Low	t _{SCH}	-1			10	10		ns min
		-2			10	10		ns min
SCLK _{IN} Width	t _{SCP}	-1			38	38		ns min
		-2			30	30		ns min


ANALOG DEVICES INC

Test	Symbol	Device	Sub Group 1, 2, 3	Sub Group 4	Sub Group 9	Sub Group 10, 11	Test Condition ¹	Units
<i>Switching Characteristics</i>								
CLKOUT High to SCLK _{OUT}	t_{CC}	-1			0.25 t_{CK}	0.25 t_{CK}		ns min
					0.25 $t_{CK} + 15$	0.25 $t_{CK} + 15$		ns max
					0.25 t_{CK}	0.25 t_{CK}		ns min
SCLK High to DT Enable	t_{SCDE}	-1, 2			0.25 $t_{CK} + 15$	0.25 $t_{CK} + 15$		ns max
					0	0		ns min
					25	25		ns max
SCLK High to DT Valid	t_{SCDV}	-1			20	20		ns max
					0	0		ns min
					0	0		ns min
TFS/RFS _{OUT} Hold after SCLK High	t_{RH}	-1			0	0		ns min
					0	0		ns min
					25	25		ns max
TFS/RFS _{OUT} Delay from SCLK High	t_{RD}	-1			20	20		ns max
					0	0		ns min
					0	0		ns min
DT Hold after SCLK High	t_{SCDK}	-1			0	0		ns min
					0	0		ns min
					20	20		ns max
TFS _{IN} (alt) to DT Enable	t_{TDE}	-1			0	0		ns min
					0	0		ns min
					20	20		ns max
TFS _{IN} (alt) to DT Valid	t_{TDV}	-1			18	18		ns max
					30	30		ns max
					25	25		ns max
SCLK High to DT Disable	t_{SCDD}	-1			25	25		ns max
					25	25		ns max
					20	20		ns max
RFS _{IN} (Multichannel, Frame Delay Zero) to DT Valid	t_{RDV}	-1			25	25		ns max
					25	25		ns max
					20	20		ns max

NOTES


¹Input only pins: CLKIN, RESET, IRQ2, BR, MMAP, DR0, DR1.²Bidirectional pins: D0-D23, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1.³RESET, IRQ2, BR, MMAP, DR1, DR0 input pins.⁴Output pins: BG, FMS, DMS, BMS, RD, WR, A0-A13, DT0, DT1, SCLK0, TFS0, TFS1, RFS0, RFS1.⁵Although specified for TTL outputs, all ADSP-2101 outputs are CMOS-compatible and will drive to V_{DD} and GND, assuming no dc loads.⁶Guaranteed but not tested.⁷0 V on BR, CLKIN active (to force tristate condition).⁸Idle refers to ADSP-2101 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V_{DD} or GND.⁹Current reflects device operating with no output loads.¹⁰ $V_{IN} = 0.4$ V and 2.4 V.¹¹Applies to PGA, PLCC, and PQFP package types.¹²Tristatable pins: A0-A13, D0-D23, FMS, DMS, BMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RFS1.¹³Output pin capacitance is the capacitive load for any tristated output pin.¹⁴ t_{CK} values within the range of CLKIN period should be substituted for all relevant timing parameters to obtain specification value.Example: $t_{CPH} + 0.5t_{CK} - 10$ ns = $0.5(60) - 10$ ns = 20 ns.¹⁵Applies after powerup sequence is complete. Internal phase lock loop requires no more than 1000 processor cycles assuming stable CLKIN (not in start-up time).¹⁶If IRQx and FI inputs meet t_{IFS} and t_{IFH} setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be the following cycle. (Refer to "Interrupt Controller Operation" in the Program Control chapter of the user's manual for further information on interrupt.)¹⁷Edge-sensitive interrupts require pulse widths greater than 10 ns; level-sensitive interrupts must be held low until serviced.¹⁸BR is a synchronous signal which must meet setup/hold time requirements. Refer to the user's manual for BR/BG cycle relationships.¹⁹ $t_{AA}(\text{max}) = 0.75 t_{CK} - 25 + w$ for ADSP-2101BG-66, ADSP-2101BP-66, ADSP-2101BS-66.

3.2.1 Functional Block Diagram and Terminal Assignments.



ANALOG DEVICES INC

PIN CONFIGURATIONS




NC = NO CONNECT

3.2.4 Microcircuit Technology Group

This microcircuit is covered by technology group (105).

4.2.1 Life Test/Burn In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



ANALOG DEVICES INC




Figure 1. Clock Signals




Figure 2. Interrupts and Flags




Figure 3. Bus Request-Bus Grant




Figure 4. Memory Read




Figure 5. Memory Write

ANALOG DEVICES INC




Figure 6. Serial Ports