

Am2961/Am2962

4-Bit Error Correction Multiple Bus Buffers

DISTINCTIVE CHARACTERISTICS

- Provides complete data path interface between the Am2960 Error Detection and Correction Unit, the system data bus and dynamic RAM memory
- Three-state 24mA output to data bus
- Three-state data output to memory
- Inverting data bus for Am2961 and noninverting for Am2962
- Data bus latches allow operation with multiplexed buses
- Space saving 24-pin 0.3" package


GENERAL DESCRIPTION

The Am2961 and Am2962 are high-performance, low-power Schottky multiple bus buffers that provide the complete data path interface between the Am2960 Error Detection and Correction Unit, dynamic RAM memory and the system data bus. The Am2961 provides an inverting data path between the data bus (B_i) and the Am2960 error correction data input (Y_i) and the Am2962 provides a noninverting configuration (B_i to Y_i). Both devices provide inverting data paths between the Am2960 and memory data bus, thereby optimizing internal data path speeds.

The Am2961 and Am2962 are 4-bit devices. Four devices are used to interface each 16-bit Am2960 Error Detection and Correction Unit with dynamic memory. The system can easily be expanded to 32 or more bits for wider memory applications. The 4-bit configuration allows enabling the appropriate devices two-at-a-time for intermixed word or byte, read and write in 16-bit systems with error correction.

Data latches between the error correction data bus and the system data bus facilitate byte writing in memory systems wider than 8-bits. They also provide a data holding capability during single-step system operation.

BLOCK DIAGRAM



BD001170

*Am2962 is the same function but noninverting to the system data bus, B.

ADVANCED INFORMATION


- 25 - 30% speed improvement plug-in replacements for Am2961/ Am2962.

03534B


CONNECTION DIAGRAM

Top View

D-24-SLIM




LOGIC SYMBOL



CONNECTION DIAGRAM

Leadless Chip Carrier

L-28-1




Note: Pin 1 is marked for orientation.


B-Bus is noninverting for Am2962.

METALLIZATION AND PAD LAYOUT

Am2961



Am2962



DIE SIZES .102" x .087"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).

Am2961
Am2962

D

C

B

Screening Option
Blank – Standard processing
B – Burn-in

Temperature (See Operating Range)
C – Commercial (0°C to +70°C)
M – Military (–55°C to +125°C)

Package

D – 24-pin CERP (D-24-SLIM)

L – 28-pin leadless chip carrier (L-28-1)

Device type

4-Bit Error Correction Multiple Bus Buffers

Valid Combinations

Am2961
Am2962

DC, DCB, DM,
DMB
LC, LCB, LM,
LMB
XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

03534B

PIN DESCRIPTION

Pin No.	Name	I/O	Description
4, 9, 16, 21	B ₀ , B ₁ , B ₂ , B ₃	I/O	The four bidirectional system data bus inputs/outputs. The B-to-Y path is inverting for the Am2961 ($\bar{B}_i$) and noninverting for the Am2962 (B _i).
14	$\overline{OE}B$	I	The three-state Output Enable for the system data bus output drivers. When $\overline{OE}B$ is LOW, data from the Data Output Latch is output to the system data bus. When $\overline{OE}B$ is HIGH, the bus drivers are in the high-impedance state and the Data Input Latch can receive input data from the system data bus.
13	LEB	I	Latch Enable for the Data Output Latch. When LEB is HIGH, the latch is transparent and Y-Bus data is output to the B-Bus. When LEB goes LOW, Y-Bus data meeting the latch set-up and hold time requirements is latched for output to the B-Bus.
5, 8, 17, 20	Y ₀ , Y ₁ , Y ₂ , Y ₃	I/O	The four bidirectional EDC data inputs/outputs for connection to the EDC data I/O port.
11	LEY	I	The Latch Enable control for the Data Input Latch for the data input from the system data bus (B). When LEY is HIGH the latch is transparent and B input data is available at the MUX input for selection to the Y outputs. When LEY goes LOW, B input data meeting the latch set-up and hold time requirements is latched for subsequent selection to the Y outputs.
2	OEY	I	Output Enable for the Y (EDC) Bus outputs. When OEY is HIGH, data selected by the input data multiplexer is output to the Y-bus. When OEY is LOW, the MUX output is in the high-impedance state and the Y-Bus can receive input data from the EDC Unit.
1	S	I	The Select input for the input data multiplexer. A LOW input selects data from the memory data input, $\bar{D}_i$, for output to the EDC bus (Y). A HIGH input selects data from the system data bus Data Input Latch (B or $\bar{B}$).
3, 10, 15, 22	$\bar{D}O_0$, $\bar{D}O_1$, $\bar{D}O_2$, $\bar{D}O_3$	O	The Data Outputs to the memory data inputs. The $\bar{D}O$ outputs are inverted with respect to the EDC Bus (Y). These outputs are "RAM Driver" outputs with a collector resistor in the lower output driver to protect against undershoot on the HIGH-to-LOW transition.
23	$\overline{OE}D$	I	Output Enable for the $\bar{D}O$ outputs. An active LOW input causes the $\bar{D}O$ outputs to output inverted data from the EDC (Y) Bus and a HIGH input puts the $\bar{D}O$ outputs in the high-impedance state.
6, 7, 18, 19	$\bar{D}i_0$, $\bar{D}i_1$, $\bar{D}i_2$, $\bar{D}i_3$	I	The Data Inputs from memory. $\bar{D}i$ inputs are selected by the data input MUX for output to the EDC (Y) Bus (controlled by S and OEY) and/or output to the system data bus (B) (controlled by LEB and $\overline{OE}B$).

FUNCTION TABLES

Y-BUS OUTPUT

LEY	$\bar{D}i_i$	$\bar{B}_i^*$ Am2961	B _i [*] Am2962	S	OEY	Y
X	X	X	X	X	L	Z
X	L	X	X	L	H	H
X	H	X	X	L	H	L
H	X	L	H	H	H	H
H	X	H	L	H	H	L
L	X	X	X	H	H	NC

* $\overline{OE}B$ = HIGH for B data input


B-BUS OUTPUT

Y [*] Input	LEB	$\overline{OE}B$	$\bar{B}$ Am2961	B Am2962
X	X	H	Z	Z
L	H	L	H	L
H	H	L	L	H
X	L	L	NC	NC

*OEY = LOW for B data input

 $\bar{D}O$ PORT OUTPUT

Y	$\overline{OE}D$	$\bar{D}O$
X	H	Z
L	L	H
H	L	L



AF000340

*Since the EDC Data Bus Buffers are four-bit wide devices, controls can be paired to device inputs to provide byte level controls (for any data width).

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C
 Ambient Temperature Under Bias
 Power Applied -55°C to +125°C
 Supply Voltage to Ground Potential
 Continuous -0.5V to +7.0V
 DC Voltage Applied to Outputs For
 High Output State -0.5V to V_{CC} Max
 DC Input Voltage 5.5V
 DC Output Current, Into Outputs 30mA
 DC Input Current -30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature 0°C to +70°C
 Supply Voltage +4.75V to +5.25V

Military (M) Devices

Temperature -55°C to +125°C
 Supply Voltage +4.5V to +5.5V

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS OVER OPERATING RANGE - Y BUS

Parameters	Descriptions	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -3.0\text{mA}$	2.4	3.4		Volts
V_{OL}	Output LOW Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 8\text{mA}$ $I_{OL} = 16\text{mA}$		0.3 0.35	0.45 0.5	Volts
V_{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
V_{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.7 0.8	Volts
V_I	Input Clamp Voltage	$V_{CC} = \text{MIN}$, $I_{IN} = -18\text{mA}$				-1.5	Volts
I_{IL}	Input LOW Current	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4\text{V}$	OEY = LOW			-2.0	mA
I_{IH}	Input HIGH Current	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7\text{V}$	OEY = LOW			100	μA
I_I	Input HIGH Current	$V_{CC} = \text{MAX}$, $V_{IN} = 5.5\text{V}$	OEY = LOW			1.0	mA
I_{SC}	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX}$		-30		-130	mA

DC CHARACTERISTICS OVER OPERATING RANGE - B BUS

Parameters	Descriptions	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -3.0\text{mA}$ $I_{OH} = -15\text{mA}$	2.4 2.0			Volts
V_{OL}	Output LOW Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 12\text{mA}$ $I_{OL} = 24\text{mA}$		0.3 0.35	0.45 0.50	Volts
V_{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
V_{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.7 0.8	Volts
V_I	Input Clamp Voltage	$V_{CC} = \text{MIN}$, $I_{IN} = -18\text{mA}$				-1.5	Volts
I_{IL}	Input LOW Current	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4\text{V}$	OEY = HIGH			-1.0	mA
I_{IH}	Input HIGH Current	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7\text{V}$	OEY = HIGH			100	μA
I_I	Input HIGH Current	$V_{CC} = \text{MAX}$, $V_{IN} = 5.5\text{V}$	OEY = HIGH			1.0	mA
I_{SC}	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX}$		-50		-150	mA

- Notes: 1. For conditions as MIN or MAX, use the appropriate value specified under Operating Range for the applicable device type.
 2. Typical limits are at $V_{CC} = 5.0\text{V}$, 25°C ambient and maximum loading.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

DC CHARACTERISTICS OVER OPERATING RANGE - DO OUTPUTS

Parameters	Descriptions	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
V _{OH}	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	MIL I _{OH} = -50μA	2.5			Volts
			COM'L I _{OH} = -100μA	2.7			Volts
V _{OL}	Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	I _{OL} = 1mA			0.4	Volts
I _{SC}	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-50		-150	mA
I _O	Off-State Out Current	V _{CC} = MAX	V _O = 0.4V			-100	μA
			V _O = 2.4V			+100	

DC CHARACTERISTICS OVER OPERATING RANGE - DI INPUTS AND CONTROLS


4

Parameters	Descriptions	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	MIL COM'L			0.7 0.8	Volts
V _C	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.5	
I _{IL}	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V	DI Inputs Controls			-1.0 -1.6	mA
I _{IH}	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V				50	μA
I _I	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5V				1.0	mA

DC CHARACTERISTICS OVER OPERATING RANGE - POWER SUPPLY


Parameters	Descriptions	Test Conditions (Note 1)	Min	Typ (Note 2)	Max	Units
I _{CC}	Power Supply Current	V _{CC} = MAX		110	155	mA

SWITCHING TEST CIRCUIT




TC000400

Figure 1.



TC000530

Figure 2.



TC000410

Figure 3.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

Am2961

Parameters	Description	Test Conditions	COMMERCIAL		MILITARY		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay $\bar{B}$ to Y (Latch Transparent, OE = LEY = HIGH)	Figure 1 C _L = 50pF R _L = 390Ω R ₂ = 1kΩ		25		28	ns
t _{PHL}	Propagation Delay $\bar{B}$ to Y (OEY = HIGH, S = LOW)			25		28	ns
t _{PLH}	Propagation Delay $\bar{D}$ to Y (OEY = HIGH, S = LOW)			15		18	ns
t _{PHL}	Propagation Delay $\bar{D}$ to Y (OEY = HIGH, S = LOW)			15		18	ns
t _{PLH}	Propagation Delay S to Y (OEY = HIGH)			25		28	ns
t _{PHL}	Propagation Delay S to Y (OEY = HIGH)			25		28	ns
t _{PLH}	Propagation Delay LEY to Y (OEY = S = HIGH)			25		30	ns
t _{PHL}	Propagation Delay LEY to Y (OEY = S = HIGH)			35		40	ns
t _{PZH}	Y Bus Output Enable Time OEY to Y			18		21	ns
t _{PZL}	Y Bus Output Disable Time OEY to Y			18		21	ns
t _{PHZ}	Y Bus Output Disable Time OEY to Y			18		21	ns
t _{PLZ}	Y Bus Output Disable Time OEY to Y			18		21	ns
t _{PLH}	Propagation Delay LEB to $\bar{B}$ (OEY = LOW)	Figure 1 C _L = 50pF R _L = 270Ω R ₂ = 1kΩ		25		30	ns
t _{PHL}	Propagation Delay LEB to $\bar{B}$ (OEY = LOW)			35		40	ns
t _{PLH}	Propagation Delay Y to $\bar{B}$ (Latch Transparent, LEB = HIGH, OEY = LOW, OEY = LOW)			18		21	ns
t _{PHL}	Propagation Delay Y to $\bar{B}$ (Latch Transparent, LEB = HIGH, OEY = LOW, OEY = LOW)			20		23	ns
t _{PLH}	Propagation Delay Y to $\bar{B}$ (Latch Transparent, LEB = HIGH, OEY = LOW, OEY = LOW)	Figure 1 C _L = 300pF R _L = 270Ω R ₂ = 1kΩ		26		30	ns
t _{PHL}	Propagation Delay Y to $\bar{B}$ (Latch Transparent, LEB = HIGH, OEY = LOW, OEY = LOW)			31		35	ns
t _{PZH}	$\bar{B}$ Bus Output Enable Time OEY to $\bar{B}$			18		21	ns
t _{PZL}	$\bar{B}$ Bus Output Enable Time OEY to $\bar{B}$			18		21	ns
t _{PHZ}	$\bar{B}$ Bus Output Disable Time OEY to $\bar{B}$	Figure 1 C _L = 50pF R _L = 270Ω R ₂ = 1kΩ		18		21	ns
t _{PLH}	Propagation Delay Y to $\bar{D}$ (OEY = OEY = LOW)			15		18	ns
t _{PHL}	Propagation Delay Y to $\bar{D}$ (OEY = OEY = LOW)			20		23	ns
t _{PZH}	$\bar{D}$ Output Enable Time OEY to $\bar{D}$			28		30	ns
t _{PZL}	$\bar{D}$ Output Enable Time OEY to $\bar{D}$	Figure 3 C _L = 50pF R = 680Ω	S = 2	28		30	ns
t _{PHZ}	$\bar{D}$ Output Disable Time OEY to $\bar{D}$		S = 1	28		30	ns
t _{PLZ}	$\bar{D}$ Output Disable Time OEY to $\bar{D}$		S = 2	16		18	ns
t _{PLZ}	$\bar{D}$ Output Disable Time OEY to $\bar{D}$		S = 1	24		28	ns
t _S	$\bar{B}$ to LEY Set-up Time (OEY = HIGH)	Figure 1 C _L = 50pF R _L = 390Ω R ₂ = 1kΩ		6		6	ns
t _H	$\bar{B}$ to LEY Hold Time (OEY = HIGH)			9		10	ns
t _S	Y to LEB Set-up Time (OEY = LOW)	Figure 1 C _L = 50pF R _L = 270Ω R ₂ = 1kΩ		6		6	ns
t _H	Y to LEB Hold Time (OEY = LOW)			9		10	ns

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified***Am2962**

Parameters	Description	Test Conditions	COMMERCIAL		MILITARY		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay B to Y (Latch Transparent, OEY = LEY = HIGH)	Figure 1 C _L = 5pF R _L = 390Ω R ₂ = 1kΩ		27		28	ns
t _{PHL}				27		28	ns
t _{PLH}	Propagation Delay $\overline{D}$ 1 to Y (OEY = HIGH, S = LOW)			15		18	ns
t _{PHL}				15		18	ns
t _{PLH}	Propagation Delay S to Y (OEY = HIGH)			25		28	ns
t _{PHL}				25		30	ns
t _{PLH}	Propagation Delay LEY to Y (OEY = S = HIGH)			25		30	ns
t _{PHL}				35		40	ns
t _{PZH}	Y Bus Output Enable Time OEY to Y			18		21	ns
t _{PZL}				18		21	ns
t _{PHZ}	Y Bus Output Disable Time OEY to Y			18		21	ns
t _{PLZ}				18		21	ns
t _{PLH}	Propagation Delay LEB to B (OEB = LOW)	Figure 1 C _L = 50pF R _L = 270Ω R ₂ = 1kΩ		25		30	ns
t _{PHL}				35		40	ns
t _{PLH}	Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW)			20		23	ns
t _{PHL}				21		24	ns
t _{PLH}	Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW)	Figure 1 C _L = 300pF R _L = 270Ω R ₂ = 1kΩ		28		32	ns
t _{PHL}				32		36	ns
t _{PZH}	B Bus Output Enable Time OEB to B	Figure 1 C _L = 50pF R _L = 270Ω R ₂ = 1kΩ		18		21	ns
t _{PZL}				18		21	ns
t _{PLZ}	B Bus Output Disable Time OEB to B			18		21	ns
t _{PHZ}				18		21	ns
t _{PLH}	Propagation Delay Y to $\overline{D}$ 0 (OED = OEY = LOW)	Figure 2 C _L = 50pF R = 2KΩ		15		18	ns
t _{PHL}				20		23	ns
t _{PZH}	$\overline{D}$ 0 Output Enable Time OED to $\overline{D}$ 0	Figure 3 C _L = 50pF R = 680Ω	S = 2	28		30	ns
t _{PZL}			S = 1	28		30	ns
t _{PHZ}	$\overline{D}$ 0 Output Disable Time OED to $\overline{D}$ 0		S = 2	16		18	ns
t _{PLZ}			S = 1	24		28	ns
t _S	B to LEY Set-up Time (OEB = HIGH)	Figure 1 C _L = 50pF R _L = 390Ω R ₂ = 1kΩ	8		8		ns
t _H	B to LEY Hold Time (OEB = HIGH)		8		9		ns
t _S	Y to LEB Set-up Time (OEY = LOW)	Figure 1 C _L = 50pF R _L = 270Ω R ₂ = 1kΩ	8		8		ns
t _H	Y to LEB Hold Time (OEY = LOW)		8		9		ns

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.