Features

- Wide Power Supply Range, 3.0 VDC to 5.5 VDC
- Compatible with JEDEC Standard AT27C040
- Low Power 3-Volt CMOS Operation

100 μA max. Standby

26 mW max. Active at 1 MHz for $V_{CC} = 3.3 \ VDC$ 138 mW max. Active at 5 MHz for $V_{CC} = 5.5 \ VDC$

Read Access Time - 200 ns

- Wide Selection of JEDEC Standard Packages Including OTP 32-Lead, 600-mil Cerdip and OTP Plastic DIP, or TSOP 32-Pad LCC and OTP PLCC
- High Reliability CMOS Technology 2000 V ESD Protection 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27LV040 chip is a low power, low voltage 4,194,304 bit Ultraviolet Brasable and Electrically Programmable Read Only Memory (EPROM) organized as 512K x 8 bits. It requires only one supply in the range of 3.0 to 5.5 VDC in normal read mode operation, making it ideal for battery powered systems.

With a typical power draw of only 18 mW at 1 MHz and $V_{\rm CC}$ at 33 VDC, the AT27LV040 will draw less than one-fifth the power of a standard 5-volt EPROM. Standby mode supply current is typically less than 10 μ A.


Pin Configurations

Pin Name	Function
A0-A18	Addresses
00-07	Outputs
CE	Chip Enable
ŌĒ	Output Enable


continued on next page
CDIP, PDIP Top View

001	•	, , ,	-⊪ob	A ICAA
		#1.		-
VPP	Ę		32	b vcc
A16	Ė.	2	31	D A18
A15	C	3	30	D A17
A12		4	29	D A14
Α7		5	28	□ A13
A7 A6	Ц	6	27	P A8
A5	Ц	7	26	P A9
A4		8	25	P A11
A3		9	29 28 27 26 25 24	DE OF
A3 A2		10	23	
A1	□	11	22	DÖE
A0	q	12	21	07
00	₫	13	20	⊐ o ₆
01		12 13 14 15 16	22 21 20 19	D VCC D A18 A18 A14 A13 A10 A10 A10 A10 A10 A10 A10 A10
02		15	18	04
GND		16	17	D 03

PLCC, LCC Top View



TSOP Top View
Type 1



<u>AIMEL</u>

4 Megabit (512K x 8) Low Voltage UV Erasable CMOS

Preliminary

EPROM

4-95



Description (Continued)

The AT27LV040 comes in a choice of industry standard JEDEC-approved through hole and surface mount packages including windowed and one time programmable (OTP) packages, such as the OTP thin small outline package (TSOP). All devices feature two line control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27LV040 operating with Vcc at 3.0 VDC produces TTL level outputs that are compatible with standard TTL logic devices operating at Vcc = 5.0 VDC.

Atmel's 27LV040 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV040 programs identically as an AT27C040.

Erasure Characteristics

The entire memory array of the AT27LV040 is erased (all outputs read as VoH) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Block Diagram



Absolute Maximum Ratings*

The second secon	
Temperature Under Bias	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	2.0 V to +7.0 V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0 V to +14.0 V ⁽¹⁾
VPP Supply Voltage with Respect to Ground	2.0 V to +14.0 V ⁽¹⁾
Integrated UV Erase Dose	7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75 V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌE	Ai	VPP	Vcc	Outputs
Read	VIL	VIL	Ai	X ⁽¹⁾	Vcc	Dout
Output Disable	X	VIH	X	Х	Vcc	High Z
Standby	ViH	Х	Х	X	Vcc	High Z
Fast Program ⁽²⁾	VIL	ViH	Ai	VPP	Vcc	DIN
PGM Verify	Х	VIL	Ai	VPP	Vcc	Dout
PGM Inhibit	ViH	ViH	Х	VPP	Vcc	High Z
Product Identification ⁽⁴⁾	VIL	VIL	A9=VH ⁽³⁾ A0=VIH or VIL A1-A18=VIL	x	Vcc	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

4-96

- 2. Refer to Programming characteristics.
- 3. $V_H = 12.0 \pm 0.5 \text{ V}.$

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IL}) to select the Device Code byte.

AT27LV040

| 1074177 0005332 456 **||**

D.C. and A.C. Operating Conditions for Read Operation

			AT27LV040	
		-20	-25	-30
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
(Case)	ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.0 V to 5.5 V	3.0 V to 5.5 V	3.0 V to 5.5 V

D.C. and Operating Characteristics for Read Operation

(VCC = 3.0 V to 5.5 V unless otherwise specified)

Symbol	Parameter	Condi	tion		Min	Max	Units
ILI	Input Load Current	VIN = -	0.1 V to V _{CC+1} V			5	μΑ
ILO	Output Leakage Current	Vout =	= -0.1 V to V _{CC} +0.1 V			10	μА
lpp1 (2)	V _{PP} ⁽¹⁾ Read/Standby Current	VPP =	Vcc-0.7 V to Vcc+0.3 V			10	μΑ
ISB	V _{CC} ⁽¹⁾ Standby Current		ISB1 (CMOS), CE = Vcc-0.3 to Vcc+1.0 V			100	μА
		Isaz (T	TL), CE= 2.0 to Vcc+1.0 V			1	mA
		laa.	$f = 5$ MHz, $I_{OUT} = 0$ mA, $\overline{CE} = V_{IL}$, $V_{CC} = 5.5$ V	Com.		25	mA
lcc	Vcc Active Current	loc ₁		Ind.		30	mA
.00	100 / Idino Odinoni		<u>f = 1 MHz, lour = 0 mA</u>	Com.		8	mA
		$\overline{CE} = V_{1L}, V_{CC} = 3.3 \text{ V}$		Ind.		10	mA
ViL	Input Low Voltage				-0.6	0.8	٧
ViH	Input High Voltage				2.0	Vcc+0.75	ν
VoL	Output Low Voltage	IOL = 2	2.1 mA			.45	٧
Vон	Output High Voltage	I _{OH} = -100 μA			Vcc-0.	3	٧
VUH	Output High Voltage	IOH = -	400 μA		2.4		٧

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .

A.C. Characteristics for Read Operation (VCC = 3.0V to 5.5V)

					_				
		AT27LV040					-		
			-2	20	-2	25	-3	30	:
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE= VIL		200		250		270	ns
tce (2)	CE to Output Delay	OE = VIL		200		250		300	ns
toe (2,3)	OE to Output Delay	CE = VIL		100		120		150	ns
tor (4,5)	OE High to Output Float	CE = VIL		50		50		50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first	CE = OE = VIL	0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.




4-97

■ 1074177 0005333 392 ■

^{2.} V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .




A.C. Waveforms for Read Operation (1)



Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V. See Input Test Waveforms and Measurement Levels.
- OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
- OE may be delayed up to tACC-toE after the address is valid without impact on tACC.
- This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels



Output Test Load




Note: C_L = 100 pF including jig capacitance.

Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions	
CIN	4	8	рF	VIN = 0 V	
Соит	8	12	pF	Vout = 0 V	

Notes: 1. Typical values for 5-V supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- 1. The Input Timing Reference is 0.8 V for V_{IL} and 2.0 V for $V_{IH}.$
- toe and topp are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27LV040 a 0.1-μF capacitor is required across Vpp and ground to suppress spurious voltage transients.

4-98 AT27LV040

■ 1074177 0005334 229 ■

D.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 13.0 \pm 0.25 \text{ V}$

Sym-		Test	Li	Limits			
bol	Parameter	Conditions	Min	Мах	Units		
ILI	Input Load Current	VIN=VIL,VIH		10	μA		
VIL	Input Low Level	(All Inputs)	-0.6	0.8	V		
VIH	Input High Level		2.0	Vcc+1	٧		
Vol	Output Low Volt.	l _{OL} =2.1 mA		.45	٧		
Vон	Output High Volt.	Іон=-400 μА	2.4		٧		
lcc2	Vcc Supply Curren (Program and Veri			40	mA		
IPP2	V _{PP} Supply Current	CE=V _{IL}		20	mA		
VID	A9 Product Identification Voltage		11.5	12.5	٧		

A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 13.0 \pm 0.25 \text{ V}$

Sym-				nits	
pol	Parameter	(see Note 1)	Min	мах	Units
tas	Address Setup Tin	ne	2		μs
toes	OE Setup Time		2		μs
tos	Data Setup Time		2		μS
t _A H	Address Hold Time	8	0		μS
ŧон	Data Hold Time		2		μs
tDFP	OE High to Out- put Float Delay	(Note 2)	0	130	ns
tvps	V _{PP} Setup Time		2		μS
tvcs	V _{CC} Setup Time		2		μs
tpw	CE Program Pulse Width	(Note 3)	95	105	μs
toe	Data Valid from OE	(Note 2)		150	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)		20 ns
Input Pulse Levels	. 0.45	V to 2.4 V
Input Timing Reference Level	0.8	V to 2.0 V
Output Timing Reference Level	0.8	V to 2.0 V

Notes:

- VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is $100 \, \mu sec \pm 5\%$.


Atmel's 27LV040 Integrated Product Identification Code⁽¹⁾

		Pins							Hex	
Codes	A0	07	06	O 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	08

Note: 1. The AT27LV040 has the same Product Identification Code as the AT27C040. Both are programming compatible.

Rapid Programming Algorithm

A 100 μ s $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5 V and VPP is raised to 13.0 V. Each address is first programmed with one 100 μ s $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0 V and VCC to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.






4-99

1074177 0005335 165




LV EPROM Product Characteristics


NORMALIZED SUPPLY CURRENT vs. FREQUENCY




NORMALIZED SUPPLY CURRENT vs. VOLTAGE




NORMALIZED ACCESS TIME vs. TEMPERATURE




NORMALIZED SUPPLY CURRENT vs. TEMP.




NORMALIZED ACCES TIME vs. SUPPLY VOLTAGE



OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE



OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE



AT27LV040

4-100

🔳 1074177 0005336 OT1 📰

Ordering Information

tacc (ns)	Icc (mA) Vcc = 3.3 V		Ordering Code	Package	Operation Range	
(113)	Active	Standby		· asmags		
200	8	0.1	AT27LV040-20DC AT27LV040-20LC	32DW6 32LW	Commercial (0°C to 70°C)	
200	10	0.1	AT27LV040-20DI AT27LV040-20LI	32DW6 32LW	Industrial (-40°C to 85°C)	
250	8	0.1	AT27LV040-25DC AT27LV040-25LC	32DW6 32LW	Commercial (0°C to 70°C)	
250	10	0.1	AT27LV040-25DI AT27LV040-25LI	32DW6 32LW	Industrial (-40°C to 85°C)	
300	8	0.1	AT27LV040-30DC AT27LV040-30JC AT27LV040-30LC AT27LV040-30PC	32DW6 32J 32LW 32P6	Commercial (0°C to 70°C)	
300	10	0.1	AT27LV040-30DI AT27LV040-30LI	32DW6 32LW	Industrial (-40°C to 85°C)	

tacc (ns)	Icc (mA) Vcc = 3.3 V Active Standby		Ordering Code	Package	Operation Range	
250	8	0.1	AT27LV040-25TC	40T	Commercial (0°C to 70°C)	
300	8	0.1	AT27LV040-30TC	40T	Commercial (0°C to 70°C)	

	Package Type					
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)					
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)					
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)					
40T	40 Lead, Plastic Thin Small Outline Package OTP (TSOP)					



4-101

🖿 1074177 0005337 T38 🖿