

13 I/O PORTS

OVERVIEW

The S5N8946 has 18 programmable I/O ports. You can configure each I/O port to input mode, output mode, or special function mode. To do this, you write the appropriate settings to the IOPMOD and IOPCON registers. User can set filtering for the input ports using IOPCON register.

The modes of the ports from port0 to port7 are determined only by the IOPMOD register. But port[11:8] can be used as xINTREQ[3:0], port[13:12] as nXDREQ[1:0], port[15:14] as nXDACK[1:0], port[16] as TOUT0, or port[17] as TOUT1 depending on the settings in IOPCON register.




Figure 13-1. I/O Port Function Diagram

I/O PORT SPECIAL REGISTERS

Three registers control the I/O port configuration: IOPMOD, IOPCON, and IOPDATA. These registers are described in detail below.

I/O PORT MODE REGISTER (IOPMOD)

The I/O port mode register, IOPMOD, is used to configure the port pins, P17–P0.

NOTE

If the port is used for a special function such as an external interrupt request, an external DMA request, or acknowledge signal and timer outputs, its mode is determined by the IOPCON register, not by IOPMOD.

Table 13-1. IOPMOD Register

Register	Offset Address	R/W	Description	Reset Value
IOPMOD	0x5000	R/W	I/O port mode register	0x00000000




Figure 13-2. I/O Port Mode Register (IOPMOD)

I/O PORT CONTROL REGISTER (IOPCON)

The I/O port control register, IOPCON, is used to configure the port pins, P17–P8.

NOTE

If the port is used for a special function such as an external interrupt request, an external DMA request, or acknowledge signal and timer outputs, its mode is determined by the IOPCON register, not by IOPMOD.

For the special input ports, S5N8946 provides 3-tap filtering. If the input signal levels are same for the three system clock periods, that level is taken as input for dedicated signals such as external interrupt requests and external DMA requests.

Table 13-2. IOPCON Register

Register	Offset Address	R/W	Description	Reset Value
IOPCON	0x5004	R/W	I/O port control register	0x00000000




Figure 13-5. External Interrupt Request Timing (Active High)




Figure 13-5. External Interrupt Request Timing (Active Low)