



Quad Bus Driver

**ELECTRICALLY TESTED PER:
MPG 10592**

The 10592 contains four line drivers with complementary outputs. Each driver has a Data (D) input and shares an Enable ($\bar{E}$) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K MECL input signals and provides a nominal signal swing of 800 mV across a 50 Ω load at each output collector.

Outputs can drive higher values of load resistance, provided that the combination of I_R drop and load return voltage V_{LR} does not cause an output collector to go more negative than -2.4 V with respect to V_{CC} . To avoid output transistor breakdown, the load return voltage should not be more positive than +5.5 V with respect to V_{CC} .

When the $\bar{E}$ input is high, both output transistors of a driver are nonconducting. When not used, the $\bar{E}$ inputs, as well as the D inputs, may be left open.

- Open Collector Outputs Drive Terminated Lines or Transformers
- 50 k Ω Input Pull-down Resistors on All Inputs (Unused Inputs May be left Open)
- 805 mW typ/pkg (No Load)
- Propagation Delay = 3.5 ns typ ($\bar{E}$ -Output)
= 3.0 ns typ (D-Output)

PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
Z_2	1	5	2	GND
$\bar{Z}_2$	2	6	3	GND
Z_1	3	7	4	GND
$\bar{Z}_1$	4	8	5	GND
D_1	5	9	7	OPEN
D_2	6	10	8	OPEN
$\bar{E}_1$	7	11	9	OPEN
V_{EE}	8	12	10	V_{EE}
$\bar{E}_2$	9	13	12	OPEN
D_3	10	14	13	OPEN
D_4	11	15	14	OPEN
$\bar{Z}_4$	12	16	15	GND
Z_4	13	1	17	GND
$\bar{Z}_3$	14	2	18	GND
Z_3	15	3	19	GND
V_{CC}	16	4	20	GND

BURN - IN CONDITIONS:

$V_{TT} = -2.0 \text{ V MAX} / -2.2 \text{ V MIN}$

$V_{EE} = -5.7 \text{ V MAX} / -5.2 \text{ V MIN}$

Military 10592




AVAILABLE AS


- 1) JAN: N/A
 - 2) SMD: N/A
 - 3) 883: 10592/BXAJC
- X = CASE OUTLINE AS FOLLOWS:**



**PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2**

**The letter "M" appears before
the slash on LCC.**



LOGIC DIAGRAM



**NOTES**

1. L1 = L2: Matched for equal delay.
2. All other outputs loaded 50 Ω to GND.
3. 2:1 divider may be used.
4. V_{IN} has the following characteristics:
 - a) pulse width ≥ 20 ns.
 - b) frequency = 1.0 MHz.
 - c) t_r and $t_f = 2.0$ ns ± 0.2 ns.

Figure 1. Switching Test Circuit and Waveforms

10592 QUIESCENT LIMIT TABLE *

Test Temperature	Test Voltage Values (Volts)											
	V _{IH}	V _{IL}	V _{IH1}	V _{IL1}	PS1	PS2	V _{EE} (MIN)	V _{EE} (MAX)	V _{EE} (Nom)	BVO	V _{LK}	V _{OLS}
T _A = 25 °C	- 0.780	- 1.85	- 1.105	- 1.475	- 0.89	- 1.69	- 5.72	- 4.68	- 5.2	+ 5.095	- 1.850	- 2.4
T _A = 125 °C	- 0.630	- 1.82	- 1.000	- 1.400	- 0.78	- 1.655	- 5.72	- 4.68	- 5.2	+ 4.960	- 1.825	- 2.4
T _A = - 55 °C	- 0.880	- 1.92	- 1.255	- 1.510	- 0.97	- 1.715	- 5.72	- 4.68	- 5.2	+ 4.960	- 1.89	- 2.4

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW												
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = GND, Output Load = 50 Ω to GND, VLR = 270 Ω to + 5.5 V												
Functional Parameters:		Subgroup 1		Subgroup 2		Subgroup 3		V	V _{IH}	V _{IL}	V _{IH1}	V _{IL1}	V _{LR}	V _{OLS}	V _{EE}	V _{CC}	P. U. T.				
		Min	Max	Min	Max	Min	Max		5, 6, 10, 11	5, 6, 10, 11				8	16	1 - 4, 12 - 15					
		Min	Max	Min	Max	Min	Max		5, 6, 10, 11	5, 6, 10, 11				8	16	1 - 4, 12 - 15					
V _{OH}	High Output Voltage	-0.10	+0.10	-0.10	+0.10	-0.15	+0.05	V	5, 6, 10, 11	5, 6, 10, 11					8	16		1 - 4, 12 - 15			
V _{OL}	Low Output Voltage	-0.90	-0.70	-0.95	-0.70	-0.85	-0.60	V	5, 6, 10, 11	5, 6, 10, 11					8	16		1 - 4, 12 - 15			
V _{OLC}	Low Output Voltage	-0.90	-0.70	-0.95	-0.70	-0.85	-0.60	V			5, 6, 10, 11	5, 6, 10, 11			8	16		1 - 4, 12 - 15			
V _{OHC}	High Output Voltage	-0.10	+0.10	-0.10	-0.10	-0.15	+0.05	V			5, 6, 10, 11	5, 6, 10, 11			8	16		1 - 4, 12 - 15			
I _{IH1}	Input Current High		220		350		350	μA	5 - 7, 9 - 11						8	16		5 - 7, 9 - 11			
I _{IL}	Input Current Low	0.5		0.3		0.5		μA		5 - 7, 9 - 11					8	16		5 - 7, 9 - 11			
I _{OV}	Short Circuit Current (No Output Voltage)		104.4		102.2		102.2	mA	7, 9				1 - 4, 12 - 15		8	16		1 - 4, 12 - 15			
I _{OS}	Output Short Circuit Current	34.1		34.7		-34.7		mA							8	16		1 - 4, 12 - 15			
I _{QOFF}	Open Collector Input Current		500		500		500	μA							8	16		2, 7, 9, 14, 15			
I _{EE}	Power Supply Drain Current	-140		-154		-154		mA							8	16		8			

* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to Gnd.

10592 QUIESCENT LIMIT TABLE *

Test Temperature	Test Voltage Values (Volts)											
	V _{IH}	V _{IL}	V _{IH1}	V _{IL1}	PS ₁	PS ₂	V _{EE} (MIN)	V _{EE} (MAX)	V _{EE} (Nom)	B _{YO}	V _{LK}	V _{OLS}
T _A = 25 °C	- 0.780	- 1.85	- 1.105	- 1.475	- 0.89	- 1.69	- 5.72	- 4.68	- 5.2	+ 5.095	- 1.850	- 2.4
T _A = 125 °C	- 0.630	- 1.82	- 1.000	- 1.400	- 0.78	- 1.655	- 5.72	- 4.68	- 5.2	+ 4.960	- 1.825	- 2.4
T _A = - 55 °C	- 0.880	- 1.92	- 1.255	- 1.510	- 0.97	- 1.715	- 5.72	- 4.68	- 5.2	+ 4.960	- 1.89	- 2.4

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
		+ 25 °C Subgroup 9		+ 125 °C					Pinouts referenced are for DIL package, check Pin Assignments VCC = GND, Output Load = 50 Ω to GND					
				Subgroup 10		Subgroup 11								
	Functional Parameters:	Min	Max	Min	Max	Min	Max		VIN	VOUT	VCC	VEEL	PS1	P. U. T.
tTLH	Rise Time	0.5	3.3	0.5	4.7	0.5	3.8	ns	6, 9, 10, 11	1 - 4, 12 - 15	16	8	10, 11	1 - 4, 12 - 15
tTHL	Fall Time	0.5	3.3	0.5	4.7	0.5	3.8	ns	6, 9, 10, 11	1 - 4, 12 - 15	16	8	10, 11	1 - 4, 12 - 15
tPLH tPHL	Propagation Delay Data	1.5	4.5	1.5	5.6	1.5	5.3	ns	6, 9, 10, 11	1 - 4, 12 - 15	16	8	10, 11	1 - 4, 12 - 15
tPLH tPHL	Propagation Delay Enable	2.0	6.0	1.0	9.0	1.0	6.0	ns	6, 9, 10, 11	1 - 4, 12 - 15	16	8	10, 11	1 - 4, 12 - 15

* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to Gnd.