



Monostable Multivibrator

ELECTRICALLY TESTED PER:
5962-8777301

The 10598 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by the external current source or voltage

For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2.0 nanoseconds typically. Output logic and threshold levels are standard MECL 10,000. Test conditions are per table 2. Each "Precondition" referred to in table 2 is per the sequence of table 1.

- 580 mW Max/Pkg (No Load)
- $t_{pd} = 4.0$ ns typ Trigger Input to Q
= 2.0 ns typ Hi-Speed Input to Q

Min Timing Pulse Width	PW _{Qmin}	10 ns typ ¹
Max Timing Pulse Width	PW _{Qmax}	>10 ns typ ²
Min Trigger Pulse Width	PW _T	2.0 ns typ
Min Hi-Speed	PW _{HS}	3.0 ns typ
Trigger Pulse Width		
Enable Setup Time	t_{set}	1.0 ns typ
Enable Hold Time	t_{hold}	1.0 ns typ

¹ C_{Ext} = 0 (Pin 4 open), R_{Ext} = 0 (Pin 6 to V_{EE})

² C_{Ext} = 10 μ F, R_{Ext} = 2.7 k Ω

PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
VCC1	1	5	2	GND
$\bar{Q}$	2	6	3	51 Ω to V _{TT}
Q	3	7	4	51 Ω to V _{TT}
CEXT	4	8	5	OPEN
$\bar{E}_{Pos}$	5	9	7	OPEN
REXT	6	10	8	V _{EE}
Ext. Pulse Width Control	7	11	9	OPEN
V _{EE}	8	12	10	V _{EE}
N.C.	9	13	12	OPEN
$\bar{E}_{Neg}$	10	14	13	OPEN
N.C.	11	15	14	OPEN
N.C.	12	16	15	OPEN
Trigger Input	13	1	17	OPEN
N.C.	14	2	18	OPEN
Hi-Speed Input	15	3	19	OPEN
VCC2	16	4	20	GND

BURN - IN CONDITIONS:

V_{TT} = -2.2 V MIN/ -2.0 V MAX

V_{EE} = -5.7 V MAX/ -5.2 V MIN

Military 10598




AVAILABLE AS

- 1) JAN: N/A
 - 2) SMD: 5962-8777301
 - 3) 883: 10598/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2


The letter "M" appears before the slash on LCC.




TRUTH TABLE

Inputs		Output
$\bar{E}_{Pos}$	$\bar{E}_{Neg}$	
L	L	Triggers on both positive and negative input slopes
L	H	Triggers on the positive input slope
H	L	Triggers on the negative input slope
H	H	Trigger disabled

10598



Block Diagram




NOTES



1. All input and output cables to the scope are equal lengths of 50 Ω coaxial cable. Wire length should be ≥ 0.250 inch (6.35 mm) from TP_{IN} to input pin and TP_{OUT} to output pin.
2. Outputs not under test should be connected to a 100 Ω resistor to ground.
3. $t_{THL} = t_{TLH} = 2.0 \pm ns$ (20% - 80%).
4. 50 Ω termination to ground located in each scope probe.

Figure 1. Switching Test Circuit


Trigger Delay Test




High Speed Trigger

 t_{Setup} / t_{Hold} Tests

Retrigger




N / Retrigger



The output stays high so no voltage difference is measured on the scope. All zone markers are at the same level.


Figure 2. Switching Test Circuit Waveforms

Table 1. Precondition Sequence

1. At $t = 0$
 - a) Apply V_{IHmax} to Pin 5 and 10.
 - b) Apply V_{ILmin} to Pin 15.
 - c) Ground Pin 4.
2. At $t \geq 10$ ns
 - a) Open Pin 1.
 - b) Apply -3.0 Vdc to Pin 4.
 Hold these conditions for ≥ 10 ns.
3. Return Pin 4 to Ground and preform test as indicated in Table 2.

Table 2. Conditions for Testing Output Levels

(See Table 1 for Precondition Sequence)



Test P.U.T	Pin Condition			
	5	10	13	15
Precondition				
VOH 2			V_{ILmin}	
VOH 3			P1	
Precondition				
VOL 3			V_{ILmin}	
VOL 2			P1	
Precondition				
VOHA 2				V_{ILmax}
VOHA 3				V_{IHmin}
Precondition				
VOHA 2			V_{ILmin}	
VOHA 3			P3	
Precondition				
VOHA 2			P2	
VOHA 3			P3	
Precondition				
VOHA 2		V_{IHmax}	P2	
VOHA 3		V_{IHmax}	P3	
Precondition				
VOHA 2		V_{IHmax}	P1	
VOHA 3		V_{IHmax}	P1	

Test P.U.T	Pin Condition			
	5	10	13	15
Precondition				
VOHA 2		V_{IHmin}	P1	
VOHA 3		V_{ILmax}	P1	
Precondition				
VOLA 3				V_{ILmax}
VOLA 2				V_{IHmin}
Precondition				
VOLA 2			V_{ILmin}	
VOLA 3			V_{ILmin}	
Precondition				
VOLA 3			P2	
VOLA 2			P3	
Precondition				
VOLA 3		V_{IHmax}	P2	
VOLA 2		V_{IHmax}	P3	
Precondition				
VOLA 3	V_{IHmin}	V_{IHmax}	P1	
VOLA 2	V_{ILmax}	V_{IHmax}	P1	
Precondition				
VOLA 3	V_{IHmax}	V_{IHmin}	P1	
VOLA 2	V_{IHmax}	V_{ILmax}	P1	

10598 QUIESCENT LIMIT TABLE *

Test Temperature	Test Voltage Values (Volts)									
	V _{IH}	V _{IL}	V _{IH1}	V _{IL1}	PS ₁	PS ₂	VEE	VEEL	V _{CC}	V _{T1} V _{T2}
T _A = 25 °C	-0.78	-1.85	-1.105	-1.475	+1.11	+0.31	-5.2	-3.2	+2.0	-2.45 -3.0
T _A = 125 °C	-0.63	-1.82	-1.000	-1.400	+1.24	+0.36	-5.2	-3.2	+2.0	-2.35 -2.9
T _A = -55 °C	-0.88	-1.92	-1.255	-1.510	+1.01	+0.28	-5.2	-3.2	+2.0	-2.55 -3.09

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW									
	Functional Parameters:	+ 25 °C		+ 125 °C				- 55 °C	Pinouts referenced are for DIL package, check Pin Assignments VCC = 0 V, Output Load = 100 Ω to - 2.0 V									
		Subgroup 1		Subgroup 2		Subgroup 3												
		Min	Max	Min	Max	Min	Max		V _{IH}	V _{IL}	V _{IHA}	V _{ILA}	VEE	VCC	P1 - 3	V _{T1, 2}	GND	P. U. T.
V _{OH}	High Output Voltage	-0.93	-0.78	-0.825	-0.63	-1.08	-0.86	V	13				6.8	1, 4, 16	13		4	2, 3
V _{OL}	Low Output Voltage	-1.85	-1.62	-1.82	-1.545	-1.92	-1.665	V		13			6.8	1, 4, 16	13		4	2, 3
V _{OLA}	Low Output Voltage	-1.85	-1.60	-1.82	-1.525	-1.92	-1.635	V	10	13	10	10	6.8	1, 4, 16	13	4	4	2, 3
V _{OHA}	High Output Voltage	-0.95	-0.78	-0.845	-0.63	-1.10	-0.86	V	10	13	10	10	6.8	1, 4, 16	13	4	4	2, 3
I _{IH1}	Input Current High		220		375		375	μA	13				6.8	1, 4, 16			4	13
I _{IH2}	Input Current High		260		450		450	μA	5, 10				6.8	1, 4, 16			4	5, 10
I _{IH3}	Input Current High		350		595		595	μA	15				6.8	1, 4, 16			4	15
I _{IL}	Input Current Low	0.5		0.3		0.5		μA		5, 10, 13, 15			6.8	1, 4, 16			4	5, 10, 13, 15
V _{R4}	Bias Voltage	-4.16	-3.4	-4.16	-3.4	-4.16	-3.4	V					6.8	1, 4, 16			4	7
I _{EE}	Power Supply Drain Current	-100		-111		-111		mA					6.8	1, 4, 16			4	8

* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

10598 QUIESCENT LIMIT TABLE *

Test Temperature	Test Voltage Values (Volts)													
	V _{IH}	V _{IL}	V _{IH1}	V _{IL1}	PS1	PS2	VEE	VEEL	VCC	V _{T1}	V _{T2}	PS11	PS12	PS13
T _A = 25 °C	-0.78	-1.85	-1.105	-1.475	+1.11	+0.31	-5.2	-3.2	+2.0	-2.45	-3.0	0.0	0.0	-3.2
T _A = 125 °C	-0.63	-1.82	-1.000	-1.400	+1.24	+0.36	-5.2	-3.2	+2.0	-2.35	-2.9	0.0	0.0	-3.2
T _A = -55 °C	-0.88	-1.92	-1.255	-1.510	+1.01	+0.28	-5.2	-3.2	+2.0	-2.55	-3.09	0.0	0.0	-3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW								
		+ 25 °C		+ 125 °C					Pinouts referenced are for DIL package, check Pin Assignments VCC = 2.0 V, Output Load = 100 Ω to GND								
		Subgroup 9		Subgroup 10		Subgroup 11			VIN	VOUT	VCC	VEEL	PS11	PS12	P. U. T.		
	Functional Parameters:	Min	Max	Min	Max	Min	Max										
t _{TLH} /t _{HL}	Rise Time/Fall Time High Speed Trigger Delay to Output	1.5	3.5	1.0	4.5	1.0	4.5	ns	13, 15	2, 3	1, 16	8	7			2, 3, 13, 15	
t _{PHL} /t _{LH}	Propagation Delay High Speed Trigger Delay to Output	1.5	2.8	1.0	4.0	1.0	4.0	ns	13, 15	2, 3	1, 16	8	7			2, 3, 13, 15	
t _{PHL} /t _{LH}	Propagation Delay Trigger Delay to Output	2.5	5.5	2.0	7.0	2.0	7.0	ns	13, 15	2, 3	1, 16	8	7			2, 3, 13, 15	
t _{Setup} (E)	Enable Setup Time	3.5						ns	5, 13	3	1, 16	8	7			5, 13	
t _{Hold} (E)	Enable Hold Time	3.5						ns	5, 13	3	1, 16	8	7			5, 13	
R _{Trig}	Retrigger	-50	50					ns	5, 13	3	1, 16	8		7		3	
R _{Trig}	Retrigger	0.15	1.0					ns	5, 13	3	1, 16	8		7		3	

* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to 0.0 volts.