### 74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH PRESET AND CLEAR

SCAS499A - DECEMBER 1986 - REVISED APRIL 1996

- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)

#### D, N, OR PW PACKAGE (TOP VIEW) 1PRE 14 1 1CLK 1Q [ 13 🛮 1 D 2 1Q[ 12 1 1CLR 3 GND [ 11 V<sub>CC</sub> 2Q [ 10 2 2 CLR 2Q 🛛 9 🛮 2D 2PRE 8**∏** 2CLK

#### description

This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input that meets the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

The 74AC11074 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

	INP	OUT	PUT		
PRE	CLR	CLK	D	Q	ā
L	Н	Х	Х	Н	L
н	L	X	Χ	L	н
L	L	X	Χ	н†	н†
н	Н	<b>↑</b>	Н	н	L
н	Н	<b>↑</b>	L	L	н
Н	Н	L	Χ	$Q_0$	₫0

<sup>†</sup>This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

# 74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH PRESET AND CLEAR

SCAS499A - DECEMBER 1986 - REVISED APRIL 1996

#### logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2):	D package 1.25 W
	N package 1.1 W
	PW package 0.5 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



SCAS499A - DECEMBER 1986 - REVISED APRIL 1996

### recommended operating conditions

			MIN	МОМ	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	V
		V <sub>CC</sub> = 3 V	2.1			
$v_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			
		V <sub>CC</sub> = 3 V			0.9	
$\vee_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		$V_{CC} = 5.5 \text{ V}$			1.65	
VI	Input voltage		0		VCC	٧
VΟ	Output voltage		0		VCC	<b>V</b>
		V <sub>CC</sub> = 3 V			-4	
lон	High-level output current	V <sub>CC</sub> = 4.5 V			-24	mA
		$V_{CC} = 5.5 \text{ V}$			-24	
		V <sub>CC</sub> = 3 V			12	
lOL	Low-level output current	V <sub>CC</sub> = 4.5 V			24	mA
		V <sub>CC</sub> = 5.5 V			24	1
Δt/Δν	Input transition rise or fall rate	•	0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vaa	T,	<b>Վ = 25°C</b>		BAINI	BAAV	UNIT
PANAIVIETEN	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	WAA	UNIT
	$V_{OH} = -50 \mu A$ $V_{OH} = -50 \mu A$ $V_{OH} = -4 m A$ $V_{OH} = -24 m A$ $V_{OH} = -75 m A^{\dagger}$ $V_{OL} = 12 m A$ $V_{OL} = 24 m A$ $V_{OL} = 12 m A$ $V_{OL} = 75 m A^{\dagger}$ $V_{OL} = 10 m A$ $V_{OL} = 75 m A^{\dagger}$ $V_{OL} = 10 m A$ $V_{OL} = 24 m A$ $V_{OL} = 10 m$							
			4.4					
		5.5 V	5.4			5.4	2.9 4.4 5.4 .48 3.8 4.8	
VOH	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
		5.5 V     5.4       3 V     2.58       4.5 V     3.94       5.5 V     4.94       4.8       3 V     0.1       4.5 V     0.1       5.5 V     0.1       5.5 V     0.1       3 V     0.36       0.44       4.5 V     0.36       0.44       5.5 V     0.36       0.44       5.5 V     0.36       0.44       0.5 V						
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V				3.85		
		3 V			0.1		0.1	
I <sub>OH</sub> = -75 mA <sup>†</sup> I <sub>OL</sub> = 50 μA	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		2.9 4.4 5.4 2.48 3.8 4.8 3.85 0.1 0.1 0.1 0.44 0.44 0.44 1.65 ±1	
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.36	2.9 4.4 5.4 2.48 3.8 4.8 3.85 0.1 0.1 0.44 0.44 0.44 1.65 ±1	V	
	L = 04 m2 A	4.5 V			0.36		0.44	
	10L = 24 MA	3 V 2.9 4.5 V 4.4 5.5 V 5.4 5.5 V 5.4 5.5 V 3.94 5.5 V 4.94 4.8 5.5 V 3.85  3 V 0.1 0.1 4.5 V 0.1 0.1 5.5 V 0.1 0.1 5.5 V 0.36 0.44						
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65	
lı	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μА
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μА
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5		·		pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



# 74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH PRESET AND CLEAR

SCAS499A - DECEMBER 1986 - REVISED APRIL 1996

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (see Figure 1)

		T <sub>A</sub> = 25°C		MIN	мах	UNIT	
			MIN	MAX	IVIIIV	IVIAA	UNIT
<sup>f</sup> clock	Clock frequency		0	100	0	100	MHz
	Pulse duration	PRE or CLR low	4		4		ns
t <sub>w</sub>	Pulse duration	CLK low or high	5		5		
		Data high or low	5		5		
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	1		1		ns
th	Hold time after CLK↑		0		0		ns

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (see Figure 1)

			T <sub>A</sub> = 25°C		MIN	мах	UNIT
			MIN	MAX	IVIIIV	IVIAA	וואוט
fclock	f <sub>clock</sub> Clock frequency		0	125	0	125	MHz
h Dulas	Pulse duration	PRE or CLR low	4		4		ns
t <sub>w</sub>	Pulse duration	CLK low or CLK high	4		4		
		Data high or low	3.5		3.5		
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	1		1		ns
t <sub>h</sub>	Hold time after CLK↑		0		0	·	ns

### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	BAAY	UNIT
	(INPUT)		MIN	TYP	MAX	IVIIIN	MAX	UNIT
f <sub>max</sub>			100	125		100		MHz
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$	1.5	5.8	9.3	1.5	10	20
<sup>t</sup> PHL			1.5	6.5	11.4	1.5	12.2	ns
t <sub>PLH</sub>	01.14		1.5	7.7	10.5	1.5	11.3	20
<sup>t</sup> PHL	CLK	Q or Q	1.5	7.3	9.7	1.5	10.6	ns

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
f <sub>max</sub>			125	150		125		MHz
<sup>t</sup> PLH	PRE or CLR	CLR Q or Q	1.5	4.2	6.6	1.5	7.1	ns
<sup>t</sup> PHL			1.5	4.7	8.2	1.5	9	115
<sup>t</sup> PLH	01.14	01	1.5	5.4	7.5	1.5	8.2	ns
t <sub>PHL</sub>	CLK	Q or Q	1.5	5	6.9	1.5	7.5	115


### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER		TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	$C_L = 50 pF$ ,	f = 1 MHz	30	pF



SCAS499A - DECEMBER 1986 - REVISED APRIL 1996

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f$  = 3 ns,  $t_f$  = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms