



# Am27X080

## 8 Megabit (1,048,576 x 8-Bit) CMOS ExpressROM™ Device

- **As an OTP EPROM alternative:**
  - Factory optimized programming
  - Fully tested and guaranteed
- **As a Mask ROM alternative:**
  - Shorter leadtime
  - Lower volume per code
- **Fast access time**
  - 120 ns
- **Single +5 V power supply**
- **Compatible with JEDEC-approved EPROM pinout**
- **±10% power supply tolerance**
- **High noise immunity**
- **Low power dissipation**
  - 100  $\mu$ A maximum CMOS standby current
- **Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)**
- **Latch-up protected to 100 mA from -1 V to  $V_{CC} + 1$  V**
- **Versatile features for simple interfacing**
  - Both CMOS and TTL input/output compatibility
  - Two line control function


### GENERAL DESCRIPTION

The Am27X080 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 1,048 K words by 8 bits per word and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X080 offers separate Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{CE}$ ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100  $\mu$ W in standby mode.

### BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE


Family Part No. Ordering Part No $V_{CC} \pm 5\%$ $V_{CC} \pm 10\%$	Am27X080			
	-125	-150	-200	-255
Max Access Time (ns)	120	150	200	250
$\overline{CE}$ ( $\overline{E}$ ) Access (ns)	120	150	200	250
$\overline{OE}$ ( $\overline{G}$ ) Access (ns)	50	65	75	100

CONNECTION DIAGRAMS

Top View



17346A-2



17346A-3


Notes:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

- A0–A19 = Address Inputs
- $\overline{CE}$  ( $\overline{E}$ ) = Chip Enable Input
- DQ0–DQ17 = Data Inputs/Outputs
- $\overline{OE}$  ( $\overline{G}$ ) = Output Enable Input
- Vcc = Vcc Supply Voltage
- Vpp = Program Supply Voltage
- Vss = Ground

LOGIC SYMBOL




17346A-4

# ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Combinations	
AM27X080-120	PC, JC, PI, JI
AM27X080-125	
AM27X080-150	
AM27X080-200	
AM27X080-255	

**Valid Combinations**  
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

### Read Mode

The Am27X080 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}/V_{PP}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

### Standby Mode

The Am27X080 has a CMOS standby mode which reduces the maximum  $V_{CC}$  current to 100  $\mu A$ . It is placed in CMOS-standby when  $\overline{CE}$  is at  $V_{CC} \pm 0.3$  V. The Am27X080 also has a TTL-standby mode which reduces the maximum  $V_{CC}$  current to 1.0 mA. It is placed in TTL-standby when  $\overline{CE}$  is at  $V_{IH}$ . When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

### Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}/V_{PP}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu F$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{CC}$  and  $V_{SS}$  to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be used between  $V_{CC}$  and  $V_{SS}$  for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## MODE SELECT TABLE

Mode	Pins	$\overline{CE}$	$\overline{OE}/V_{PP}$	Outputs
Read		$V_{IL}$	$V_{IL}$	DOUT
Output Disable		X	$V_{IH}$	Hi-Z
Standby (TTL)		$V_{IH}$	X	Hi-Z
Standby (CMOS)		$V_{CC} \pm 0.3$ V	X	Hi-Z

**Note:**

1. X = Either  $V_{IH}$  or  $V_{IL}$

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	
OTP Products	..... -65°C to +125°C
All Other Products	..... -65°C to +150°C
Ambient Temperature	
with Power Applied	..... -55°C to +125°C
Voltage with Respect to $V_{SS}$	
All pins except A9, $V_{PP}$ , $V_{CC}$	..... -0.6 V to $V_{CC} + 0.6$ V
$V_{CC}$	..... -0.6 V to +7.0 V

**Notes:**

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is  $V_{CC} + 0.5$  V which may overshoot to  $V_{CC} + 2.0$  V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

**OPERATING RANGES****Commercial (C) Devices**

Case Temperature ( $T_c$ ) ..... 0°C to +70°C

**Industrial (I) Devices**

Case Temperature ( $T_c$ ) ..... -40°C to +85°C

**Supply Read Voltages**

$V_{CC}$  for Am27X080-XX5 ..... +4.75 V to +5.25 V

$V_{CC}$  for Am27X080-XX0 ..... +4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.

**DC CHARACTERISTICS over operating range unless otherwise specified  
(Notes 1, 2 and 4)**

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	V <sub>CC</sub> -0.8		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA		0.45	V
V <sub>IH</sub>	Input HIGH Voltage		0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.5	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	+0.8	V
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0 V to +V <sub>CC</sub>		1.0	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 V to +V <sub>CC</sub>		5.0	μA
I <sub>CC1</sub>	V <sub>CC</sub> Active Current (Note 3)	$\overline{CE} = V_{IL}, f = 5 \text{ MHz},$ I <sub>OUT</sub> = 0 mA		40	mA
I <sub>CC2</sub>	V <sub>CC</sub> TTL Standby Current	$\overline{CE} = V_{IH}$		1.0	mA
I <sub>CC3</sub>	V <sub>CC</sub> CMOS Standby Current	$\overline{CE} = V_{CC} \pm 0.3 \text{ V}$		100	μA


**Notes:**

1. V<sub>CC</sub> must be simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.
2. Caution: The Am27X080 must not be removed from (or inserted into) a socket when V<sub>CC</sub> or V<sub>PP</sub> is applied.
3. I<sub>CC1</sub> is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
4. Minimum DC Input Voltage is -0.5 V during transitions, the inputs may overshoot -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V<sub>CC</sub> +0.5 V, which may overshoot to V<sub>CC</sub> +2.0 V for periods less than 20 ns.



**Figure 1. Typical Supply Current vs. Frequency**  
V<sub>CC</sub> = 5.5 V, T = 25°C

15453B-5



**Figure 2. Typical Supply Current vs. Temperature**  
V<sub>CC</sub> = 5.5 V, f = 5 MHz

15453B-6

## CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	PD 032		PL 032		Unit
			Typ	Max	Typ	Max	
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0 V	7	12	7	12	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0 V	12	16	12	16	pF

**Notes:**

1. This parameter is only sampled and not 100% tested.
2. T<sub>A</sub> = +25°C, f = 1 MHz.


**SWITCHING CHARACTERISTICS over operating range unless otherwise specified  
(Notes 1, 3 and 4)**

Parameter Symbols		Parameter Description	Test Conditions	Am27X080				Unit	
JEDEC	Standard			-125 -120	-150	-200	-255		
tAVQV	trCC	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$	Min	–	–	–	–	
				Max	120	150	200	250	ns
tELQV	tCE	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$	Min	–	–	–	–	
				Max	120	150	200	250	ns
tGLQV	tOE	Output Enable to Output Delay	$\overline{CE} = V_{IL}$	Min	–	–	–	–	
				Max	50	55	60	60	ns
tEHQZ tGHQZ	tDF (Note 2)	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float		Min	0	0	0	0	
				Max	40	40	40	60	ns
tAXQX	tOH	Output Hold from Addresses, $\overline{CE}$ , or $\overline{OE}$ , whichever occurred first		Min	0	0	0	0	
				Max	–	–	–	–	ns

**Notes:**

1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.
2. This parameter is only sample and not 100% tested.
3. **Caution:** The Am27X080 must not be removed from (or inserted into) a socket or board when V<sub>PP</sub> or V<sub>CC</sub> is applied.
4. Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF  
Input Rise and Fall Times: 20 ns  
Input Pulse Levels: 0.45 V to 2.4 V  
Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs


SWITCHING TEST CIRCUIT



17346A-7

$C_L = 100 \text{ pF}$  including jig capacitance

SWITCHING TEST WAVEFORM



17346A-8

AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are  $\leq 20 \text{ ns}$ .




KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Notes:

- $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of the addresses without impact on  $t_{ACC}$ .
- $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

17346A-9