

# CD4076BM/CD4076BC TRI-STATE® Quad D Flip-Flop

## General Description

The CD4076BM/CD4076BC TRI-STATE quad D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. The four D type flip-flops operate synchronously from a common clock. The TRI-STATE output allows the device to be used in bus organized systems. The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic "1" level. The input disables allow the flip-flops to remain in their present state without disrupting the clock. If either of the two input disables is taken to a logic "1" level, the Q outputs are fed back to the inputs and in this manner the flip-flops do not change state.


Clearing is enabled by taking the clear input to a logic "1" level. Clocking occurs on the positive-going transition.

All inputs are protected against damage due to static discharge by diode clamps to  $V_{DD}$  and  $V_{SS}$ .


## Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45  $V_{DD}$  (typ.)
- Low power TTL compatibility fan out of 2 driving 74L or 1 driving 74LS
- High impedance TRI-STATE outputs
- Inputs can be disabled without gating the clock
- Equivalent to MM54C173/MM74C173

## Logic and Connection Diagrams



TL/F/5980-1



Top View

TL/F/5980-2

Order Number CD4076B\*

\*Please look into Section 8, Appendix D for availability of various package types.

## Truth Table

$t_n$		$t_{n+1}$
Data Input Disable	Data Input	
Logic "1" on One or Both Inputs	X	$Q_n$
Logic "0" on Both Inputs	1	1
Logic "0" on Both Inputs	0	0

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Supply Voltage ( $V_{DD}$ )	-0.5V to +18 V <sub>DC</sub>
Input Voltage ( $V_{IN}$ )	-0.5 to $V_{DD} + 0.5 V_{DC}$
Storage Temperature Range ( $T_S$ )	-65°C to +150°C
Power Dissipation	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature ( $T_L$ )	
(Soldering, 10 seconds)	260°C

**Recommended Operating Conditions** (Note 2)

DC Supply Voltage ( $V_{DD}$ )	+3V to +15 V <sub>DC</sub>
Input Voltage ( $V_{IN}$ )	0V to $V_{DD} V_{DC}$
Operating Temperature Range ( $T_A$ )	
CD4076BM	-55°C to +125°C
CD4076BC	-40°C to +85°C

**DC Electrical Characteristics** CD4076BM (Note 2)

Symbol	Parameter	Conditions	-55°C		+25°C			+125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or $V_{SS}$		5			5		150	$\mu A$
		$V_{DD} = 10V, V_{IN} = V_{DD}$ or $V_{SS}$		10			10		300	$\mu A$
		$V_{DD} = 15V, V_{IN} = V_{DD}$ or $V_{SS}$		20			20		600	$\mu A$
$V_{OL}$	Low Level Output Voltage	$V_{DD} = 5V$		0.05			0.05		0.05	V
		$V_{DD} = 10V$		0.05			0.05		0.05	V
		$V_{DD} = 15V$		0.05			0.05		0.05	V
$V_{OH}$	High Level Output Voltage	$V_{DD} = 5V$	4.95		4.95			4.95		V
		$V_{DD} = 10V$	9.95		9.95			9.95		V
		$V_{DD} = 15V$	14.95		14.95			14.95		V
$V_{IL}$	Low Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ or 4.5V		1.5			1.5		1.5	V
		$V_{DD} = 10V, V_O = 1V$ or 9V		3.0			3.0		3.0	V
		$V_{DD} = 15V, V_O = 1.5V$ or 13.5V		4.0			4.0		4.0	V
$V_{IH}$	High Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ or 4.5V	3.5		3.5			3.5		V
		$V_{DD} = 10V, V_O = 1V$ or 9V	7.0		7.0			7.0		V
		$V_{DD} = 15V, V_O = 1.5V$ or 13.5V	11.0		11.0			11.0		V
$I_{OL}$	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 0.4V$	0.64		0.51	0.88		0.36		mA
		$V_{DD} = 10V, V_O = 0.5V$	1.6		1.3	2.25		0.9		mA
		$V_{DD} = 15V, V_O = 1.5V$	4.2		3.4	8.8		2.4		mA
$I_{OH}$	High Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 4.6V$	-0.64		-0.51	-0.88		-0.36		mA
		$V_{DD} = 10V, V_O = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
		$V_{DD} = 15V, V_O = 13.5V$	-4.2		-3.4	-8.8		-2.4		mA
$I_{IN}$	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		$-10^{-5}$	-0.1		-1.0	$\mu A$
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		$10^{-5}$	0.1		1.0	$\mu A$
$I_{OZ}$	Output Current High Impedance State	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		$-10^{-5}$	-0.1		-1.0	$\mu A$
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		$10^{-5}$	0.1		1.0	$\mu A$

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:**  $V_{SS} = 0V$  unless otherwise specified.

**Note 3:**  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.

**DC Electrical Characteristics** CD4076BC (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I <sub>DD</sub>	Quiescent Device Current	V <sub>DD</sub> = 5V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>		20			20		150	μA
		V <sub>DD</sub> = 10V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>		40			40		300	μA
		V <sub>DD</sub> = 15V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>		80			80		600	μA
V <sub>OL</sub>	Low Level Output Voltage	V <sub>DD</sub> = 5V		0.05			0.05		0.05	V
		V <sub>DD</sub> = 10V		0.05			0.05		0.05	V
		V <sub>DD</sub> = 15V		0.05			0.05		0.05	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>DD</sub> = 5V	4.95		4.95			4.95		V
		V <sub>DD</sub> = 10V	9.95		9.95			9.95		V
		V <sub>DD</sub> = 15V	14.95		14.95			14.95		V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V		1.5			1.5		1.5	V
		V <sub>DD</sub> = 10V, V <sub>O</sub> = 1V or 9V		3.0			3.0		3.0	V
		V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V		4.0			4.0		4.0	V
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V or 4.5V	3.5		3.5			3.5		V
		V <sub>DD</sub> = 10V, V <sub>O</sub> = 1V or 9V	7.0		7.0			7.0		V
		V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V or 13.5V	11.0		11.0			11.0		V
I <sub>OL</sub>	Low Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.4V	0.52		0.44	0.88		0.36		mA
		V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V	1.3		1.1	2.25		0.9		mA
		V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	3.6		3.0	8.8		2.4		mA
I <sub>OH</sub>	High Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V	-0.52		-0.44	-0.88		-0.36		mA
		V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V	-1.3		-1.1	-2.25		-0.9		mA
		V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V		-0.3		-10 <sup>-5</sup>	-0.3		-1.0	μA
		V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		0.3		10 <sup>-5</sup>	0.3		1.0	μA
I <sub>OZ</sub>	Output Current High Impedance State	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V		-0.3		-10 <sup>-5</sup>	-0.3		-1.0	μA
		V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		0.3		10 <sup>-5</sup>	0.3		1.0	μA

**AC Electrical Characteristics\***

T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200k, Input t<sub>r</sub> = t<sub>f</sub> = 20 ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t <sub>PHL</sub> or t <sub>PLH</sub>	Propagation Delay Time from Clock to Output	V <sub>DD</sub> = 5V		220	400	ns
		V <sub>DD</sub> = 10V		80	200	ns
		V <sub>DD</sub> = 15V		65	160	ns
t <sub>PHL</sub>	Propagation Delay Time from Clear to Output	V <sub>DD</sub> = 5V		240	490	ns
		V <sub>DD</sub> = 10V		90	180	ns
		V <sub>DD</sub> = 15V		70	145	ns
t <sub>SU</sub>	Minimum Input Data Set-Up Time	V <sub>DD</sub> = 5V		40	80	ns
		V <sub>DD</sub> = 10V		15	30	ns
		V <sub>DD</sub> = 15V		12	25	ns
t <sub>H</sub>	Minimum Input Data Hold Time	V <sub>DD</sub> = 5V		-40	0	ns
		V <sub>DD</sub> = 10V		-12	0	ns
		V <sub>DD</sub> = 15V		-10	0	ns
t <sub>SU</sub>	Minimum Input Disable Set-Up Time	V <sub>DD</sub> = 5V		100	200	ns
		V <sub>DD</sub> = 10V		35	70	ns
		V <sub>DD</sub> = 15V		28	55	ns
t <sub>H</sub>	Minimum Input Disable Hold Time	V <sub>DD</sub> = 5V		-75	0	ns
		V <sub>DD</sub> = 10V		-30	0	ns
		V <sub>DD</sub> = 15V		-25	0	ns

\*AC Parameters are guaranteed by DC correlated testing.

### AC Electrical Characteristics\* (Continued)

T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200k, Input t<sub>r</sub> = t<sub>f</sub> = 20 ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Propagation Delay Time from Output Disable to High Impedance State	V <sub>DD</sub> = 5V, R <sub>L</sub> = 1.0k		170	340	ns
		V <sub>DD</sub> = 10V, R <sub>L</sub> = 1.0k		70	140	ns
		V <sub>DD</sub> = 15V, R <sub>L</sub> = 1.0k		56	115	ns
	Propagation Delay from Output Disable to Logical "1" Level or Logical "0" Level (From High Impedance State)	V <sub>DD</sub> = 5V, R <sub>L</sub> = 1.0k		170	340	ns
		V <sub>DD</sub> = 10V, R <sub>L</sub> = 1.0k		70	140	ns
		V <sub>DD</sub> = 15V, R <sub>L</sub> = 1.0k		56	115	ns
t <sub>THL</sub> or t <sub>TLH</sub>	Transition Time	V <sub>DD</sub> = 5V		100	200	ns
		V <sub>DD</sub> = 10V		50	100	ns
		V <sub>DD</sub> = 15V		40	80	ns
f <sub>CL</sub>	Maximum Clock Frequency	V <sub>DD</sub> = 5V	3.0	4.0		MHz
		V <sub>DD</sub> = 10V	7.0	12.0		MHz
		V <sub>DD</sub> = 15V	8.75	15.0		MHz
t <sub>WH</sub>	Minimum Clear Pulse Width	V <sub>DD</sub> = 5V		150		ns
		V <sub>DD</sub> = 10V		70		ns
		V <sub>DD</sub> = 15V		56		ns
t <sub>RCL</sub> , t <sub>FCL</sub>	Maximum Clock Rise and Fall Time	V <sub>DD</sub> = 5V	10			μs
		V <sub>DD</sub> = 10V	5			μs
		V <sub>DD</sub> = 15V	2			μs
C <sub>IN</sub>	Average Input Capacitance	Data Input (A, B, C, D)		3	7.5	pF
		Other Inputs		6	15	pF
C <sub>OUT</sub>	TRI-STATE Output Capacitance	Any Output			15	pF

\*AC Parameters are guaranteed by DC correlated testing.


**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:** V<sub>SS</sub> = 0V unless otherwise specified.


**Note 3:** I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.

**Note 4:** C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics Application Note, AN-90.

### AC Test Circuits and Switching Time Waveforms



TL/F/5980-3



TL/F/5980-4

# AC Test Circuits and Switching Time Waveforms (Continued)

