

#### Features

- High speed
- t<sub>AA</sub> = 12 ns
- Low active power
  - 495 mW (max.)
- Low CMOS standby power
- 11 mW (max.) (L Version)
- 2.0V Data Retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  options
- CY7C109B is available in standard 400-mil-wide SOJ and 32-pin TSOP type I packages. The CY7C1009B is available in a 300-mil-wide SOJ package


# 128K x 8 Static RAM Functional Description<sup>[1]</sup>

The CY7C109B/CY7C1009B is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{CE}_1$ ), an active HIGH Chip Enable ( $\overline{CE}_2$ ), an active LOW Output Enable ( $\overline{OE}$ ), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable One ( $\overline{CE}_1$ ) and Write Enable (WE) inputs LOW and Chip Enable Two ( $\overline{CE}_2$ ) input HIGH. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking Chip Enable One ( $\overline{CE_1}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable (WE) and Chip Enable Two ( $CE_2$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW), the outputs are disabled (OE HIGH), or during a write operation (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW).

CY7C109B is available in standard 400-mil-wide SOJ and 32pin TSOP type I packages. The CY7C1009B is available in a 300-mil-wide SOJ package. The CY7C109B and CY7C1009B are functionally equivalent in all other respects



#### Note:

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com. 2. NC pins are not connected on the die.

Cypress Semiconductor Corporation Document #: 38-05038 Rev. \*C 198 Champion Court • San Jose, CA S

San Jose, CA 95134-1709 • 408-943-2600 Revised August 3, 2006

[+] Feedb



#### **Selection Guide**

	7C109B-12 7C1009B-12	7C109B-15 7C1009B-15	7C109B-20 7C1009B-20	Unit
Maximum Access Time	12	15	20	ns
Maximum Operating Current	90	80	75	mA
Maximum CMOS Standby Current	10	10	10	mA
Maximum CMOS Standby Current (L)		2		mA

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied–55°C to +125°C
Supply Voltage on $V_{CC}$ to Relative GND <sup>[3]</sup> –0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State <sup>[3]</sup> –0.5V to $V_{CC}$ + 0.5V
in High Z State <sup>[3]</sup> –0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[3]</sup> 0.5V to V <sub>CC</sub> + 0.5V

#### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$5V\pm10\%$
Industrial	–40°C to +85°C	$5V\pm10\%$

#### Electrical Characteristics Over the Operating Range

				7C109B-12 7C1009B-12			09B-15 009B-15	7C109B-20 7C1009B-20		-
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[3]</sup>			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC},$ Output Disabled		-5	+5	-5	+5	-5	+5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$ f = f <sub>MAX</sub> = 1/t <sub>RC</sub>			90		80		75	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \ \overline{CE}_{1} \geq V_{IH} \\ \text{or } CE_{2} \leq V_{IL}, V_{IN} \geq V_{IH} \text{ or } \\ V_{IN} \leq V_{IL}, f = f_{MAX} \end{array}$			45		40		30	mA
I <sub>SB2</sub>	Automatic CE	<u>Ma</u> x. V <sub>CC</sub> ,			10		10		10	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{l} {\rm CE}_1 \geq {\rm V}_{\rm CC} - 0.3{\rm V}, \\ {\rm or} \; {\rm CE}_2 \leq 0.3{\rm V}, \\ {\rm V}_{\rm IN} \geq {\rm V}_{\rm CC} - 0.3{\rm V}, \\ {\rm or} \; {\rm V}_{\rm IN} \leq 0.3{\rm V},  {\rm f} = 0 \end{array}$	L				2			mA

#### Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF


Notes:

3. Minimum voltage is-2.0V for pulse durations of less than 20 ns.

4. Tested initially and after any design or process changes that may affect these parameters.



#### AC Test Loads and Waveforms



#### Switching Characteristics<sup>[5]</sup>

			9B-12 )9B-12		9B-15 )9B-15	7C109B-20 7C1009B-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	!						•	
t <sub>RC</sub>	Read Cycle Time	12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW to Data Valid, CE <sub>2</sub> HIGH to Data Valid		12		15		20	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		8	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		6		7		8	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW to Low Z, CE <sub>2</sub> HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH to High Z, $CE_2$ LOW to High $Z^{[6, 7]}$		6		7		8	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW to Power-Up, $CE_2$ HIGH to Power-Up	0		0		0		ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH to Power-Down, $CE_2$ LOW to Power-Down		12		15		20	ns
Write Cycle	[8]					•		
t <sub>WC</sub>	Write Cycle Time <sup>[9]</sup>	12		15		20		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW to Write End, CE <sub>2</sub> HIGH to Write End	10		12		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width			12		12		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		6		7		8	ns

Notes:

Notes:
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified lo<sub>L</sub>/l<sub>OH</sub> and 30-pF load capacitance.
6. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.
8. The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW. CE<sub>1</sub> and WE must be LOW and CE<sub>2</sub> HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write rune for Write Outle No. 2 (WE capacital of CE + OUt) is the sum of the set of the set


9. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



#### Data Retention Characteristics Over the Operating Range (Low Power version only)


Parameter	Description	Conditions	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	No input may exceed V <sub>CC</sub> + 0.5V	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{CE_1} = V_{DR} = 2.0V,$ CE <sub>1</sub> $\ge V_{CC} - 0.3V$ or CE <sub>2</sub> $\le 0.3V,$		150	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$	0		ns
t <sub>R</sub>	Operation Recovery Time		200		μS


#### **Data Retention Waveform**




#### **Switching Waveforms**

Read Cycle No. 1<sup>[10, 11]</sup>








#### Notes:

10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ . 11. WE is HIGH for read cycle. 12. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.




### Switching Waveforms (continued)

### Write Cycle No. 1 ( $\overline{CE}_1$ or $CE_2$ Controlled)<sup>[13, 14]</sup>



## Write Cycle No. 2 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write)<sup>[13, 14]</sup>




Notes:

13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 14. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state. 15. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)





#### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	1/0 <sub>0</sub> -1/0 <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




#### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C109B-12VC	51-85033	32-pin (400-Mil) Molded SOJ	Commercial
	CY7C1009B-12VC	51-85041	32-pin (300-Mil) Molded SOJ	
	CY7C109B-12ZC	51-85056	32-pin TSOP Type I	
	CY7C109B-12ZXC		32-pin TSOP Type I (Pb-Free)	
15	CY7C109BL-15VC	51-85033	32-pin (400-Mil) Molded SOJ	Commercial
	CY7C109B-15VC		32-pin (400-Mil) Molded SOJ	
	CY7C109B-15VXC		32-pin (400-Mil) Molded SOJ (Pb-Free)	
	CY7C1009B-15VC	51-85041	32-pin (300-Mil) Molded SOJ	
	CY7C1009B-15VXC		32-pin (300-Mil) Molded SOJ (Pb-Free)	
	CY7C109B-15ZC	51-85056	32-pin TSOP Type I	
	CY7C109B-15ZXC		32-pin TSOP Type I (Pb-Free)	
	CY7C109B-15VI	51-85033	32-pin (400-Mil) Molded SOJ	Industrial
	CY7C1009B-15VI	51-85041	32-pin (300-Mil) Molded SOJ	
20	CY7C109B-20ZC	51-85056	32-pin TSOP Type I	Commercial
	CY7C1009B-20VC	51-85041	32-pin (300-Mil) Molded SOJ	
	CY7C109B-20VI	51-85033	32-pin (400-Mil) Molded SOJ	Industrial


Please contact local sales representative regarding availability of parts


#### **Package Diagrams**



DIMENSIONS IN INCHES MIN. MAX.

LEAD COPLANARITY 0.004 MAX.






51-85041-\*A




Package Diagrams (continued)





#### Package Diagrams (continued)

#### 32-pin TSOP Type I (8 x 20 mm) (51-85056)



All product and company names mentioned in this document may be the trademarks of their respective holders

Document #: 38-05038 Rev. \*C

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



#### **Document History Page**

	t Number: 38		Orig. of	x 8 Static RAM
REV.	ECN NO.	Date	Change	Description of Change
**	106832	09/22/01	SZV	Change from Spec number: 38-00971 to 38-05038
*A	116467	09/16/02	CEA	Added applications foot note to data sheet, page 1
*В	397875	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 fron "3901 North First Street" to "198 Champion Court" Updated the Ordering Information Table on page 7
*C	493543	See ECN	NXR	Removed 25 ns and 35 ns speed bin from product offering Added note# 2 on page# 1 Changed the description of $I_{IX}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed $I_{OS}$ parameter from DC Electrical Characteristics table Updated the Ordering Information Table