

8Mx32 SDRAM

PRELIMINARY

FEATURES

- 53% Space Savings vs. Monolithic Solution
- Reduced System Inductance and Capacitance
- Pinout and Footprint Compatible to SSRAM 119 BGA
- 3.3V Operating Supply Voltage
- Fully Synchronous to Positive Clock Edge
- Clock Frequencies of 125MHz and 83MHz
- Burst Operation
 - · Sequential or Interleave
 - Burst Length = Programmable 1, 2, 4, 8 or Full Page
 - Burst Read and Write
 - · Multiple Burst Read and Single Write
- Data Mask Control Per Byte
- Auto and Self Refresh
- Automatic and Controlled Precharge Commands
- Suspend Mode and Power Down Mode
- 119 Pin BGA, JEDEC MO-163

DESCRIPTION

The WED3DL328V is an 8Mx32 Synchronous DRAM configured as 4x2Mx32. The SDRAM BGA is constructed with two 8Mx16 SDRAM die mounted on a multi-layer laminate substrate and packaged in a 119 lead, 14mm by 22mm, BGA.

The WED3DL328V is an ideal memory solution for the Texas Instruments' TMS320C6000 family of 32 bit DSPs providing a direct interface to the combined memory ports of the TMS320C, C6211 and C6711. The compatibility with the SSRAM 119BGA footprint allows for a single systems design to utilize either SSRAM or SDRAM.

The WED3DL328V is available in clock speeds of 125MHz, 100MHz and 83MHz. The range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

The package and design provides performance enhancements via a 50% reduction in capacitance vs. two monolithic devices. The design includes internal ground and power planes which reduces inductance on the ground and power pins allowing for improved decoupling and a reduction in system noise.

			(1)	OP VIE	:VV)			
	1	2	3	4	5	6	7	
Α	VDDQ	NC	BA0	NC	A10	A7	VDDQ	Α
В	NC	NC	NC/A12*	CAS	A11	NC	NC	В
С	NC	NC	BA1	VDD	A9	A8	NC	С
D	DQC	NC	VSS	NC	VSS	NC	DQB	D
Е	DQC	DQC	VSS	CE	VSS	DQB	DQB	Е
F	VDDQ	DQC	VSS	RAS	VSS	DQB	VDDQ	F
G	DQC	DQC	DQMC	NC	DQMB	DQB	DQB	G
н	DQC	DQC	VSS	CKE	VSS	DQB	DQB	Н
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ	J
К	DQD	DQD	VSS	CLK	VSS	DQA	DQA	К
L	DQD	DQD	DQMD	NC	DQMA	DQA	DQA	L
М	VDDQ	DQD	VSS	WE	VSS	DQA	VDDQ	М
Ν	DQD	DQD	VSS	A1	VSS	DQA	DQA	Ν
Р	DQD	NC	VSS	A0	VSS	NC	DQA	Р
R	NC	A6	NC	VDD	NC	A2	NC	R
Т	NC	NC	A5	A4	A3	NC	NC	Т
U	VDDQ	NC	NC	NC	NC	NC	VDDQ	U
	1	2	3	4	5	6	7	

FIG. 1 PIN CONFIGURATION


PIN DESCRIPTION

A0 – A11	Address Bus
BA0-1	Bank Select Addresses
DQ	Data Bus
CLK	Clock
CKE	Clock Enable
DQM	Data Input/Output Mask
RAS	Row Address Strobe
CAS	Column Address Strobe
CE	Chip Enable
VDD	Power Supply pins, 3.3V
VDDQ	Data Bus Power Supply pins,3.3V
VSS	Ground pins

*NOTE: Pin B3 is designated as NC/A12. This pin is used for future density upgrades as address pin A12.



FIG. 2 8Mx32 SDRAM BLOCK DIAGRAM





INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Туре	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE	Input	Pulse	Active Low	CE disable or enable device operation by masking or enabling all inputs except CLK, CKE and DQM.
RAS, CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the operation to be executed by the SDRAM.
BA0,BA1	Input	Level	_	Selects which SDRAM bank is to be active.
				During a Bank Activate command cycle, A0-11 defines the row address (RA0-11) when sampled at the rising clock edge.
A0-11, A10/AP	Input	Level	_	During a Read or Write command cycle, Ao.8 defines the column address (CAo.8) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BAo, BA1 defines the bank to be precharged. If A10/AP is low, autoprecharge is disabled.
	WE Input Level BA0,BA1 Input Level A0-11, A10/AP Input Level DQ Input/Output Level DQM Input Pulse		During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.	
DQ	Input/Output	Level	_	Data Input/Output are multiplexed on the same pins
DQM	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
Vdd, Vss	Supply			Power and ground for the input buffers and the core logic.
Vddq	Supply			Isolated power and ground for the output buffers to improve noise immunity.

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Min	Мах	Units
Power Supply Voltage	VDD/VDDQ	-1.0	+4.6	V
Input Voltage	VIN	-1.0	+4.6	V
Output Voltage	Vout	-1.0	+4.6	V
Operating Temperature	Topr	-0	+70	°C
Storage Temperature	TSTG	-55	+125	°C
Power Dissipation	PD	_	1.5	W
Short Circuit Output Current	los	—	50	mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD/VDDQ	3.0	3.3	3.6	V
Input High Voltage	Vін	2.0	3.0	VDD +0.3	٧
Input Low Voltage	VIL	-0.3	_	0.8	٧
Output High Voltage (Іон = -2mA)	Vон	2.4	_	_	٧
Output Low Voltage (IoL = 2mA)	Vol	-	_	0.4	٧
Input Leakage Voltage	١L	-5	_	5	μA
Output Leakage Voltage	lol	-5	_	5	μΑ

CAPACITANCE (TA = 25°C, f = 1MHz, VDD = 3.3V)

Parameter	Symbol	Max	Unit
Input Capacitance	CI1	4	pF
Input/Output Capacitance (DQ)	Cout	5	pF



OPERATING CURRENT CHARACTERISTICS

 $(Vcc = 3.3V, Ta = 0^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Conditions	-8	-10	-12	Units
Operating Current (One Bank Active) (1)	ICC1	Burst Length = 1, trc ≥ trc(min), IoL = 0mA	300	280	225	mA
Operating Current (Burst Mode) (1)	ICC4	Page Burst, 4 banks active, tccp = 2 clocks	340	290	240	mA
Precharge Standby Current in Power Down Mode	ICC2P	CKE ≤ V⊫(max), tcc = 15ns	2	2	2	mA
	ICC2PS	CKE, CLK ≤ V⊫(max), tcc = ∞, Inputs Stable	2	2	2	mA
	ICC1N	CKE = VIH, tcc = 15ns Input Change one time every 30ns	100	100	100	mA
Precharge Standby Current in Non-Power Down Mode	ICC1NS	CKE ≥ V⊮(min), tcc = ∞ No Input Change	70	70	70	mA
	ICC3P	CKE ≤ V⊫(max), tcc = 15ns	12	12	12	mA
Precharge Standby Current in Power Down Mode	ICC3PS	$CKE \le V \Vdash (max), tcc = \infty$	12	12	12	mA
Active Standby Current in Non-Power Down Mode	ICC3N	CKE = VIH, tcc = 15ns Input Change one time every 30ns	60	60	60	mA
(One Bank Active)	ICC3NS	$CKE \ge V_{H}(min), tcc = \infty, No Input Change$	40	40	40	mA
Refresh Current (2)	ICC5	trcc ≥ trc(min)	440	420	420	mA
Self Refresh Current	ICC6	CKE ≤ 0.2V	3	3	3	mA

NOTES:

1. Measured with outputs open.

2. Refresh period is 64ms.



SDRAM AC CHARACTERISTICS

		Symbol	125	<u>MHz</u>	100	OMHz	<u>83</u> N	/IHz	
Parameter		-	Min	Max	Min	Max	Min	Max	Units
Clock Cycle Time (1)	CL = 3	tcc	8	1000	10	1000	12	1000	Units
	CL = 2	tcc	10	1000	12	1000	15	1000	
Clock to valid Output delay (1,2)		tsac		6		7		8	ns
Output Data Hold Time (2)		toн	3		3		3		ns
Clock HIGH Pulse Width (3)		tсн	3		3		3		ns
Clock LOW Pulse Width (3)		tcL	3		3		3		ns
Input Setup Time (3)		tss	2		2		2		ns
Input Hold Time (3)		tsн	1		1		1		ns
CLK to Output Low-Z (2)		tslz	2		2		2		ns
CLK to Output High-Z		tsнz		7		7		8	ns
Row Active to Row Active Delay (4)		trrd	20		20		24		ns
RAS to CAS Delay (4)		trcd	20		20		24		ns
Row Precharge Time (4)		trp	20		20		24		ns
Row Active Time (4)		tras	50	10,000	50	10,000	60	10,000	ns
Row Cycle Time - Operation (4)		trc	70		80		90		ns
Row Cycle Time - Auto Refresh (4,8)		t RFC	70		80		90		ns
Last Data in to New Column Address Dela	y (5)	tcdl	1		1		1		CLK
Last Data in to Row Precharge (5)		t rdl	1		1		1		CLK
Last Data in to Burst Stop (5)		t BDL	1		1		1		CLK
Column Address to Column Address Delay (6)		tccD	1.5		1.5		1.5		CLK
Number of Valid OutputData (7)			2		2		2		
			1		2		1		ea

NOTES:

1. Parameters depend on programmed CAS latency.

2. If clock rise time is longer than 1ns (trise/2 -0.5)ns should be added to the parameter.

3. Assumed input rise and fall time = 1ns. If trise of tfall are longer than 1ns. [(trise = tfall)/2] - 1ns should be added to the parameter.

4. The minimum number of clock cycles required is detemined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.

5. Minimum delay is required to complete write.

6. All devices allow every cycle column address changes.

7. In case of row precharge interrupt, auto precharge and read burst stop.

8. A new command may be given tRFc after self-refresh exit.



COMMAND TRUTH TABLE

			C	KE	CE			WE					N-4
	Function			Current Cycle	CE	RAS	CAS	WE	DQM	BA	A10/AP A9-0	A12, A11,	Notes
Register	Mode Register	Set	Н	Х	L	L	L	L	Х		OP CODE		
Refresh	Auto Refresh ((CBR)	Н	Н	L	L	L	Н	Х	Х	Х	Х	
10110311	Entry Self Refre	esh	Н	L	L	L	L	Н	Х	Х	Х	Х	
Precharge	Single Bank Pre	echarge	Н	Х	L	L	Н	L	Х	BA	L	Х	2
Troonargo	Precharge all B	anks	Н	Х	L	L	Н	L	Х	Х	Н	Х	
Bank Activate	Bank Activate		Н	Х	L	L	Н	Н	Х	BA	Row Ad	ldress	2
Write			Н	Х	L	Н	L	L	Х	BA	L	Column	2
Write with Auto Precharge			Н	Х	L	Н	L	L	Х	BA	н	Column	2
Read			Н	Х	L	Н	L	L	Х	BA	L	Column	2
Read with Auto	Precharge		Н	Х	L	Н	L	Н	Х	BA	Н	Column	2
Burst Termination	on		Н	Х	L	Н	Н	L	Х	Х	Х	Х	3
No Operation			Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device Deselec	t		Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
Clock Suspend/	Standby Mode		L	Х	Х	Х	Х	Х	Х	Х	Х	Х	4
Data Write/Output Disable			Н	Х	Х	Х	Х	Х	L	Х	Х	Х	5
Data Mask/Output Disable		Н	Х	Х	Х	Х	Х	Н	Х	Х	Х	5	
Entry		Entry	Х	L	Н	Х	Х	Х	Х	Х	Х	Х	6
	Power Down Mode Exit		Х	Н	Н	Х	Х	Х	Х	Х	Х	Х	6

NOTES:

1. All of the SDRAM operations are defined by states of CE, WE, RAS, CAS, and DQM at the positive rising edge of the clock.

2. Bank Select (BA), if BA = 0 then bank A is selected, if BA = 1 then bank B is selected.

3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.

4. During normal access mode, CKE is held high and CLK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.

5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).

All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode entry and exit.



CLOCK ENABLE (CKE0) TRUTH TABLE

	CI	(E			Comr	nand				
Current State	Previous Cycle	Current Cycle	CE	RAS	CAS	WE	BA0-1	A 10-11	Action	Notes
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
	L	Н	Н	Х	Х	Х	Х	Х	Exit Self Refresh with Device Deselect	2
	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation	2
Self Refresh	L	Н	L	Н	Н	L	Х	Х	ILLEGAL	2
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL	2
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL	2
	L	L	Х	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
Power Down	L	Н	Н	Х	Х	Х	Х	Х	Power Down Mode exit, all banks idle	2
FUWEI DUWII	L	Н	L	Х	Х	Х	Х	Х	ILLEGAL	2
	Н	Х	L	н	L	L	Х		Maintain Power Down Mode	2
-	н	Н	Н	Х	Х	Х				
	Н	Н	L	н	Х	Х			Refer to the Idle State section of the Current State Truth Table	3
	Н	Н	L	L	Н	Х				
	Н	Н	L	L	L	н	Х	Х	CBR Refresh	
	Н	Н	L	L	L	L	OP	Code	Mode Register Set	4
All Banks Idle	Н	L	Н	Х	Х	Х				
	Н	L	L	н	Х	Х			Refer to the Idle State section of the Current State Truth Table	3
	Н	L	L	L	Н	Х				
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4
	Н	Н	L	L	L	L	OP	Code	Mode Register Set	
	L	Х	Х	Х	Х	х	х	Х	Power Down	4
	н	Н	Х	х	х	х	x	x	Refer to the Operations in the Current State Truth Table	
Any State other	Н	L	Х	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	5
than listed above	L	Н	Х	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	
	L	L	Х	Х	Х	Х	Х	х	Maintain Clock Suspend	

NOTES:

1. For the given Current State CKE must be low in the previous cycle.

2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tcks) must be satisfied before any command other than Exit is issued.

3. The address inputs (A12-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.

4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.

Must be a legal command as defined in the Current State Truth Table.



CURRENT STATE TRUTH TABLE

				Comma	and						
Current State	CE	RAS	CAS	WE	BA0-1	A11, A10/AP-A0	Description	Action	Notes		
	L	L	L	L	OF	P Code	Mode Register Set	Set the Mode Register	2		
	L	L	L	Н	Х	Х	Auto orSelf Refresh	Start Auto or Self Refresh	2,3		
	L	L	Н	L	Х	Х	Precharge	No Operation			
	L	L	Н	Н	BA	Row Address	Bank Activate	Activate the specified bank and row			
Idle	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4		
	L	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	2		
	L	Н	Н	L	Х	Х	BurstTermination	No Operation	2		
	L	Н	Н	Н	Х	Х	No Operation	No Operation			
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation or Power Down	5		
	L	L	L	L	0	P Code	Mode Register Set	ILLEGAL			
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL			
	L	L	Н	L	Х	Х	Precharge	Precharge	6		
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2		
Row Active	L	н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	7,8		
	L	Н	L	н	BA	Column	Read	Start Read; Determine if Auto Precharge	7,8		
	L	Н	Н	L	Х	Х	BurstTermination	No Operation			
	L	Н	Н	Н	Х	Х	No Operation	NoOperation			
	Н	X	X	X	X	X	Device Deselect	No Operation			
	L	L	L	L		P Code	Mode Register Set	ILLEGAL			
		L	L	Н	X	X	Auto or Self Refresh	ILLEGAL			
	L	L	H	L	X	X	Precharge	Terminate Burst; Start the Precharge			
-	L	L	Н	H	BA	Row Address	Bank Activate	ILLEGAL	4		
Read	L	Н	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle	8,9		
neau	L	Н	L	Н	BA	Column	Read	Terminate Burst; Start a new Read cycle	8,9		
	L	Н	H	L	X	X	Burst Termination	Terminate the Burst	0,5		
		Н	Н	Н	X	X		Continue the Burst			
	Н	Х	Х		X	X	No Operation				
				X			Device Deselect	Continue the Burst			
	L	L	L	L		P Code	Mode Register Set	ILLEGAL			
	L	L	L	н	X	X	Auto or Self Refresh	ILLEGAL			
	L	L	H		X	X	Precharge	Terminate Burst; Start the Precharge			
	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	4		
Write	L	H	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	8,9		
	L	H	L	H	BA	Column	Read	Terminate Burst; Start the Read cycle	8,9		
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst			
	L	Н	Н	Н	X	Х	No Operation	Continue the Burst			
	Н	Х	Х	X	Х	Х	Device Deselect	Continue the Burst			
	L	L	L	L	0	P Code	Mode Register Set	ILLEGAL			
	L	L	L	Н	Х	X	Auto or Self Refresh	ILLEGAL			
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4		
Read with	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4		
Auto Precharge	L	Н	L	L	BA	Column	Write	ILLEGAL			
	L	Н	L	Н	BA	Column	Read	ILLEGAL			
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL			
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst			
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst			



CURRENT STATE TRUTH TABLE (cont.)

	Command								
Current State	CE	RAS	CAS	WE	BA 0-1	A11, A10/AP-A0	Description	Action	Notes
	L	L	L	L	01	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
Write with	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Auto Precharge	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L	OF	Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	No Operation; Bank(s) idle after tre	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Precharging	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	4
	L	Н	Н	L	Х	Х	BurstTermination	No Operation; Bank(s) idle after tre	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Bank(s) idle after tRP	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Bank(s) idle after tRP	
	L	L	L	L	01	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4,10
Row Activating	L	Н	L	L	BA	Column	Write	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Row active after tRCD	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Row active after tRCD	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Row active after tRCD	
	L	L	L	L	01	P Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write Recovering	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
-	L	н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	9
	L	н	Н	L	Х	Х	Burst Termination	No Operation; Row active after tDPL	
	L	н	Н	Н	Х	Х	No Operation	No Operation; Row active after tDPL	
	Н	Х	Х	Х	х	Х	Device Deselect	No Operation; Row active after topl	
	L	L	L	L		P Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
		L	H	L	X	X	Precharge	ILLEGAL	4
Write Recovering	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
with Auto		H	L	L	BA	Column	Write	ILLEGAL	4,9
Precharge		H	L	Н	BA	Column	Read	ILLEGAL	4,9
	L	H	H	L	X	X	Burst Termination	No Operation; Precharge after topL	-,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	L	Н	Н	H	X	X	No Operation	No Operation; Precharge after topL	
	L H	Х	Х	Х	X	X	Device Deselect	No Operation; Precharge after topL	
	11	^	~	^	^	^	DEVICE DESCIEUL	NO Operation, riecharge alter toPL	1



CURRENT STATE TRUTH TABLE (cont.)

	Command								
Current State	CE	RAS	CAS	WE	BA0-1	A11, A10/AP-A0	Description	Action	Notes
	L	L	L	L	OF	Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Refreshing	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	BurstTermination	No Operation; Idle after tRc	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after tRc	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after tRc	
	L	L	L	L	OF	^o Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
Mode Register	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Accessing	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	н	Н	Н	Х	Х	No Operation	No Operation; Idle after two clock cycles	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after two clock cycles	

NOTES:

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.

2. Both Banks must be idle otherwise it is an illegal action.

3. If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.

4. The Current State refers only refers to one of the banks, if BA selects this bank then the action is illegal. If BA selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.

5. If CKE is inactive (low) than the Power Down mode is entered, otherwise there is a No Operation.

6. The minimum and maximum Active time (tras) must be satisfied.


7. The RAS to CAS Delay (tRCD) must occur before the command is given.

8. Address A10 is used to determine if the Auto Precharge function is activated.

9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.

The command is illegal if the minimum bank to bank delay time (tRRD) is not satisfied.





- 1. All input except CKE & DQM can be don't care when $\overline{\text{CE}}$ is high at the CLK high going edge.
- 2. Bank active & read/write are controlled by BAo~BA1.

BA ₀	BA1	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D


4. A10/AP and BA0~BA1 control bank precharge when precharge command is asserted.

A10/AP	BAo	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	Х	Х	All Banks


3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	BA ₀	BA1	Operation			
	0	0	Distribute auto precharge, leave bank A active at end of burst.			
	0	1	Disable auto precharge, leave bank B active at end of burst.			
0	1	0	Disable auto precharge, leave bank C active at end of burst.			
	1	1	Disable auto precharge, leave bank D active at end of burst.			
	0	0	Enable auto precharge, precharge bank A at end of burst.			
1	0	1	Enable auto precharge, precharge bank B at end of burst.			
	1	0	Enable auto precharge, precharge bank C at end of burst.			
	1	1	Enable auto precharge, precharge bank D at end of burst.			

WHITE ELECTRONIC DESIGNS








1. Minimum row cycle times are required to complete internal DRAM operation.

- Row precharge can interrupt burst on any cycle. (CAS Latency 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3. Access time from Row active command. tcc *(tRcD + CAS latency 1) + tsAc.


4. Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).





- 1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
- 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
- 3. DQM should mask invalid input data on precharge command cycle when asserting precharge
- before end of burst. Input data after Row precharge cycle will be masked internally.






1. $\overline{\text{CE}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.







1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.


2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.


















- 1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
- 2. About the valid DQs after burst stop, it is same as the case of $\overline{\text{RAS}}$ interrupt.
- Both cases are illustrated in above timing diagram. See the label 1, 2. But at burst write, Burst stop and RAS interrupt should be compared carefully.
- Refer to the timing diagram of "Full page write burst stop cycle."
- 3. Burst stop is valid at every burst length.





- 1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
- 2. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of trob.
- DQM at write interrupted by precharge command is needed to prevent invalid write.
- DQM should mask invalid input data on precharge command cycle when asserting
- precharge before end of burst. Input data after Row precharge cycle will be masked internally.
- 3. Burst stop is valid at every burst length.






BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length. 2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.

WED3DL328V






NOTES:

1. Both banks should be in idle state prior to entering precharge power down mode.


2. CKE should be set high at least 1 CLK + tss prior to Row active command.

3. Cannot violate minimum refresh specification (64ms).










1. CE, RAS, CAS, & WE activation at the same clock cycle with address key will set internal mode register.

2. Minimum 2 clock cycles should be met before new RAS activation.

3. Please refer to Mode Register Set table.





ORDERING INFORMATION

PART NUMBER	CLOCK FREQUENCY	PACKAGE
WED3DL328V8BC	125MHZ	119 BGA
WED3DL328V10BC	100MHZ	119 BGA
WED3DL328V12BC	83MHZ	119 BGA

WED3DL328V



