

Synchronous 4-Bit Binary Counter (With Synchronous Clear)


ELECTRICALLY TESTED PER: MPG54ALS163

The ALS163 is a high-speed 4-bit synchronous counter. It is edgetriggered, synchronously presetable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The ALS163 can count modulo 16 (binary).

The ALS163 has a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

- Synchronous Counting and Loading
- Two Count Enable Inputs for High Speed Synchronous Expansion
- Terminal Count Fully Decoded
- Typical Count Rate of 35 MHz

LOGIC DIAGRAM



Military 54ALS163



AVAILABLE AS:

1) JAN: N/A

2) SMD: N/A

3) 883C: 54ALS163/BXAJC


X = CASE OUTLINE AS FOLLOWS: PACKAGE: CERDIP: E CERFLAT: F

LCC: 2

FUNCTION	DIL	FLATS	LCC	BURN-IN
runchion	DIL	FERIO	Loc	(CONDITION A
CLR	1	1	2	GND
CLK	2	2	3	Vcc
Α	3	3	4	Vcc
В	4	4	5	Vcc
С	5	5	7	Vcc
D	6	6	8	Vcc
EnP	7	7	9	VCC
GND	8	8	10	GND
Load	9	9	12	Vcc
E _{nT}	10	10	13	Vcc
αD	11	11	14	OPEN
αc	12	12	15	OPEN
ΩB	13	13	17	OPEN
QÃ	14	14	18	OPEN
RCO	15	15	19	OPEN
Vcc	16	16	20	Vcc

MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

PIN NAMES									
Load Parallel Enable (Active LOW)									
A-D	Parallel Inputs (Data Inputs)								
EnP	Count Enable Parallel Input								
E _n T	Count Enable Trickle Input								
CLK	Clock (Active HIGH Going Edge) Input								
CLR	Master Reset (Active LOW) Input								
$\sigma_{\!A}\!-\!\sigma_{\!D}$	Parallel Outputs								
RCO	Terminal Count (Ripple Carry) Output								



FUNCTIONAL DESCRIPTION

The ALS163 is a 4-bit synchronous counter with a synchronous Parallel Enable (Load) feature. The counter consists of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs occur as a result of, and synchronous with, the LOW to HIGH transition of the clock input (CLK). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable (Load), Count Enable Parallel (E_{nP}) and Count Enable Trickle (E_{nT}) — select the mode of operation as shown in the table below. The Count Mode is enabled when the E_{nP} , E_{nT} , and Load inputs are HIGH. When the Load is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the E_{nP} or E_{nT} can be used to inhibit the count sequence. With the Load held HIGH, a LOW on either the E_{nP} or E_{nT} inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two


Count Enable inputs (E_{nP} • E_{nT}) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (RCO) output is HIGH when the Counter Enable Trickle (E_{nT}) input is HIGH while the counter is in its maximum count state (HLLH for BCD counters, HHHH for Binary counters). Note that RCO is fully decoded and will, therefore, be HIGH only for one count state.

The ALS163 can count modulo 16 following a binary sequence. It can generate a RCO when the $\rm E_{nT}$ input is HIGH while the counter is in the state 15 (HHHH). From this state it can increment to state 0 (LLLL).

The active LOW Synchronous Reset (\overline{SR}) input of the ALS163 acts as an edge-triggered control input, overriding E_{nT} , E_{nP} and \overline{Load} , and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

SWITCHING TIME WAVEFORM 1




MOTOROLA MILITARY ALS/FAST/LS/TTL DATA

SYNCHRONOUS TRUTH TABLE

	Outputs at time t _n							Outputs at time t _{n+1}					
CLK	EnP	EnT	Load	A	В	С	D	CLR	QA	αB	Qς	Q _D	Carry Output (RCO)
CP CP	L X	X L	H H	X X	×	X X	×	H	NC NC	NC NC	NC NC	NC NC	NC L
CP	Н	н	Н	×	×	×	×	н	Previ	Previous count pulse 1 (Note 1)			H if count = 15 L if count < 15
СР	x	н	L	x	×	×	×	н	Α	В	С	D	H if count = 15 L if count < 15
СР	х	L	Ł	х	х	х	х	н	Α	В	С	D	L
СР	х	х	×	Х	х	х	х	L	L	L	L	L	L

TYPICAL OPERATIONAL SEQUENCE



UP COUNT SEQUENCE TABLE

Q _A (LSB)	σB	οc	Q _D (MSB)
L	L	L.	L
L H	L L	L	X
L	н	L	L
н	н	L	L
L	L		L
H	L L H	н	L
L	н	Н	L
H	н	н	L
L	H	L	
H	L	L	н
L		L L L	н
н	н		н
L	L	Н	н
н	L	н	н
L	н	H	н
H	н	н	н

- NOTES:

 1. See up count sequence table.

 2. L = VIL for inputs, VOL for outputs.

 3. H = VIH for inputs, VOH for outputs.

 4. X = VIH or VIL.

 5. CP = Clock pulse.


 6. NC = No change.

 7. RCO = Carry output.


 8. E_{AT} = Enable T.

 9. E_{BP} = Enable P.

TEST CIRCUIT




SWITCHING TIME WAVEFORM 2



- NOTES: 1. Clock input pulse characteristics: $t_{\gamma} = t_{\gamma} = 6.0 \pm 1.5 \text{ ns.}, t_{p} (\mathrm{clock}) = 20 \text{ ns and PRR} \leq 1.0 \text{ MHz.}$ 2. Clear input pulse characteristics: $t_{\gamma} = t_{\gamma} = 6.0 \pm 1.5 \text{ ns.}, t_{p} (\mathrm{close}) = 20 \text{ ns.}$ 3. For f_{MAX} , the clock input pulse are as follows: $t_{\gamma} = t_{\gamma} = 3.0 \pm 1.5 \text{ ns.} \text{ for } 25^{\circ}\text{Cr.}, t_{p} (\mathrm{clock}) = 15 \text{ ns.} \text{ PRR} = 30 \text{ MHz.}$ for $-55^{\circ}\text{Ct5}^{\circ}\text{Cr.}, t_{p} (\mathrm{clock}) = 20 \text{ ns.} \text{ and PRR} = 25 \text{ MHz.}$ 4. Enable input pulse characteristics: $t_{\gamma} = t_{\gamma} = 6.0 \pm 1.5 \text{ ns.}, t_{\text{setup}} = 30 \text{ ns.} \text{ thold} = 0 \text{ ns.} \text{ and}$ $t_{\gamma} = t_{\gamma} = 6.0 \pm 1.5 \text{ ns.}, t_{\text{setup}} = 30 \text{ ns.} \text{ thold} = 0 \text{ ns.} \text{ and}$ 5. Inputs not under test are at ground.
 6. Cl. = 50 pF $\pm 10^{\circ}\text{s.}$, including scope probe, wiring and stray capacitance without package in test fixture.
 7. R_L = 499 $\Omega \pm 1.0\%$.

CONNECTION DIAGRAM



Symbol	Parameter	Parameter Limits							Test Condition (Unless Otherwise Specified)		
		+ 2	5°C	+ 125°C		−55°C				, , , , , , , , , , , , , , , , , , , ,	
	Static Parameters:	Subgroup 1		Subgroup 2		Subgroup 3]			
		Min	Max	Min	Max	Min	Max	1			
Vон	Logic "1" Output Voltage	2.5		2.5		2.5		٧	CLR = 2 CLK = (4.5 V, I _{OH} = -400 µA, 2.0 V, E _{nP} = 2.0 V, See Note 1), V _{IH} = 2.0 V, 2.0 V, Load = 0.8 V.	
V _{OL}	Logic "0" Output Voltage		0.4		0.4		0.4	٧	Load =	4.5 V , $I_{OL} = 4.0 \text{ mA}$, $V_{IL} = 0.8 \text{ V}$ 0.8 V, CLK = (See Note 1), 0.0 V , $E_{nP} = 2.0 \text{ V}$, $E_{nT} = 2.0 \text{ V}$.	
VIC	Input Clamping Voltage		- 1.5					٧		4.5 V, $I_{IN} = -18 \text{ mA}$, puts are open.	
Ін	Logical "1" Input Current		40		40		40	μΑ	CLK Load E _{nT}	V _{CC} = 5.5 V, V _{IH} = 2.7 V (other inputs are open).	
ΉΗ	Logical "1" Input Current		20		20		20	μА		5.5 V, V _{IH} = 2.7 V nputs are open).	
чнн	Logical "1" Input Current		200		200		200	μА	CLK Load E _{nT}	V _{CC} = 5.5 V, V _{IHH} = 7.0 V (other inputs are open).	
інн	Logical "1" Input Current		100		100		100	μΑ		5.5 V, V _{IHH} = 7.0 V aputs are open).	
ю	Output Short Circuit Current	-30	-112	-30	- 112	- 30	-112	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (all inputs Load = GND, V _{OUT} = 2.25 V, CLK = (See Note 1).		
ИL	Logical "0" Input Current	0	-200	0	-200	0	- 200	μΑ		5.5 V, V _{IN} = 0.4 V nputs are open).	
Icc	Power Supply Current Off		25		25		25	mA	V _{CC} = 5.5 V, V _{IN} = GND or 5.5 V (all inputs), Load = GND, CLR & E _{nT/P} = 5.5 V, CLK = (See Notes 1.3		
VIH	Logical "1" Input Voltage	2.0		2.0		2.0		v	V _{CC} = 4	4.5 V.	
VIL	Logical "0" Input Voltage		0.8		0.8		0.8	٧	VCC = 4	4.5 V.	
		Subg	гоир 7	Subgr	oup 8A	Subgr	oup 8B				
	Functional Tests								per Truth Table with V _{CC} = 5.0 V V _{INL} = 0.4 V, and V _{INH} = 2.5 V.		

NOTES:	
Apply one clock pulse prior to test as follows:	
	hall be as specified herein, and the output current shall be operating rather than short to produce a current that closely approximates one-half of the true short circuit current 2.5 V min/5.5 V max
2. Apply and alone wife mission and and allower	O.V.

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+2	25℃	+125℃		-55°C			
	Static Parameters:	Subgroup 9		Subgroup 10		Subgroup 11			ere ere
	- uraniotoro.	Min	Max	Min	Max	Min	Max	1	
[†] PHL1	Propagation Delay /Data-Output CLK to On	6.0	18	6.0	20	6.0	20	ns	$V_{CC}=5.0$ V, $C_L=50$ pF, $R_L=499~\Omega$.
tPLH1	Propagation Delay /Data-Output CLK to Qn	4.0	15	4.0	18	4.0	18	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, R}_L = 499 \Omega.$
^t PHL2	Propagation Delay /Data-Output CLK to RCO	7.0	23	7.0	25	7.0	25	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 499 \Omega.$
^t PLH2	Propagation Delay /Data-Output CLK to RCO	8.0	26	8.0	30	8.0	30	ns	$V_{CC} = 5.0 \text{ V, } C_L = 50 \text{ pF, } R_L = 499 \Omega.$
^t PHL8	Propagation Delay /Data-Output E _{nT} to RCO	4.0	13	4.0	16	4.0	16	ns	V_{CC} = 5.0 V, C_L = 50 pF, R_L = 499 Ω .
^t PLH8	Propagation Delay /Data-Output EnT to RCO	5.0	17	5.0	20	5.0	20	ns	$V_{CC}=$ 5.0 V, $C_L=$ 50 pF, $R_L=$ 499 $\Omega.$
fMAX	Maximum Clock Frequency	30		25		25		MHz	$V_{CC}=5.0$ V, $C_L=50$ pF, $R_L=499~\Omega$.