FINAL

Am27C010

1 Megabit (131.072 x 8-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - -- 90 ns
- **■** Low power consumption
 - 20 µA typical CMOS standby current
- **■** JEDEC-approved pinout
- Single +5 V power supply
- **■** ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of 16 seconds

- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Compact 32-pin DIP, PDIP, TSOP, LCC and PLCC packages
- DESC SMD No. 5962-89614

GENERAL DESCRIPTION

The Am27C010 is a 1 Megabit ultraviolet erasable programmable read-only memory. It is organized as 128K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP. TSOP, and PLCC packages.


Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C010 offers separate Output Enable (OE) and Chip Enable (CE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed. low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 uW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks. or at random. The Am27C010 supports AMD's Flashrite™ programming algorithm (100 µs pulses) resulting in a typical programming time of 16 seconds.

BLOCK DIAGRAM



Publication# 10205 Rev. D Amendment/0 Issue Date: July 1993

PRODUCT SELECTOR GUIDE


Family Part No.	Am27C010								
Ordering Part No: Vcc ± 5%	-95	-105				-255			
Vcc ± 10%	-90		-120	-150	-200				
Max Access Time (ns)	90	100	120	150	200	250			
CE (E) Access Time (ns)	90	100	120	150	200	250			
OE (G) Access Time (ns)	40	50	50	65	75	100			

CONNECTION DIAGRAMS

Top View

DIP






Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. The 32-pin DIP to 32-Pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.





^{*}Contact local AMD sales office for package availability

PIN DESIGNATIONS

A0-A16

= Address Inputs

CE (E)

Chip Enable

DQ0-DQ7 OE (G)

= Data Inputs/Outputs

= Output Enable Input Program Enable Input

PGM (P) Vcc

= Vcc Supply Voltage


 V_{PP}

Program Supply Voltage

Vss


Ground

LOGIC SYMBOL



ORDERING INFORMATION **EPROM Products**

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations							
AM27C010-90	DO DOD DI DID						
AM27C010-95	DC, DCB, DI, DIB, LC, LCB, LI, LIB						
AM27C010-105	20, 200, 21, 210						
AM27C010-120							
AM27C010-150	DC, DCB, DE, DEB,						
AM27C010-200	DI, DIB, LC, LCB,						
AM27C010-255	LI, LIB, LE, LEB						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the lo-cal AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C010-105						
AM27C010-120	na 10 50					
AM27C010-150	PC, JC, EC,					
AM27C010-200	PI, JI, EI					
AM27C010-255						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C010-120						
AM27C010-150						
AM27C010-200	/BXA, /BUA					
AM27C010-250						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12.000 μW/cm² for 15 to 20 minutes. The Am27C010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C010 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C010

Upon delivery or after each erasure the Am27C010 has all 1,048,576 bits in the "ONE" or HIGH state, "ZEROs" are loaded into the Am27C010 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, \overline{CE} and \overline{PGM} are at V_{\parallel} . and OE is at VIH.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 us programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C010. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC} = V_{PP} = 5.25 \text{ V}$.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C010 in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C010 may be common. A TTL low-level program pulse applied to an Am27C010 \overline{CE} input and $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}. \overline{PGM}$

Low and OE High will program that Am27C010, A highlevel CE input inhibits the other Am27C010 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE and CE at VIL, PGM at VIH. and VPP between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C010.

To activate this mode, the programming equipment must force 12.0 V ± 0.5 V on address line A9 of the Am27C010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C010. these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tACC-tOE.

Standby Mode

The Am27C010 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 µA. It is placed in CMOS-standby when CE is at Vcc ± 0.3 V. The Am27C010 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode. the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that CE be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1-uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition. to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7-uF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	PGM	A0	A 9	V _{PP}	Outputs
Read		VIL	VIL	х	Х	Х	Vcc	Dout
Output Disable		Х	ViH	×	х	Х	Vcc	Hi-Z
Standby (TTL)		ViH	х	×	х	Х	Vcc	Hi-Z
Standby (CMOS)		Vcc ± 0.3 V	х	х	Х	Х	Vcc	Hi-Z
Program		VIL	ViH	VIL	Х	Х	VPP	Din
Program Verify		ViL	VIL	VIH	Х	Х	VPP	Dout
Program Inhibit		ViH	Х	х	Х	Х	Vpp	Hi-Z
Auto Select	Manufacturer Code	VIL.	VIL	х	VIL	Vн	Vcc	01H
(Note 3)	Device Code	VIL	VIL	х	Vн	VH	Vcc	0E

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. A1-A8 = A10-A16 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect To Vss All pins except A9,VPP,VCC . -0.6 V to Vcc + 0.5 V
A9 and V _{PP} 0.6 V to +13.5 V
Vcc0.6 V to +7.0 V

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

Commercial (C) Devices Case Temperature (To) 0°C to +70°C
Industrial (I) Devices Case Temperature (T _C)40°C to +85°C
Extended Commercial (E) Devices
Case Temperature (Tc)55°C to +125°C
Military (M) Devices Case Temperature (T _C)55°C to +125°C
Supply Read Voltages
Vcc for Am27C010-XX5 +4.75 V to +5.25 V
Vcc for Am27C010-XX0 +4.50 V to +5.50 V
Operating ranges define those limits between which the func



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	ÍoH = −400 μA		2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	٧	
ViL	Input LOW Voltage		-0.5	+0.8	٧	
lu	Input Load Current	Vin = 0 V to Vcc		1.0	μΑ	
lLO	Output Leakage Current	Vout = 0 V to Vcc		10	μΑ	
lcc ₁	Vcc Active Current	CE = V _{IL} , f = 5 MHz, C/I Devices			30	4
	(Note 3)	lout = 0 mA	E/M Devices		60	mA
lcc2	Vcc TTL Standby Current	CE = VIH		1.0	mA	
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V		100	μА	
IPP1	VPP Current During Read	CE = OE = VIL, VPP = VCC		100	μА	

Notes:

- 1. VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Caution: The Am27C010 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with $\overrightarrow{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

10205D-7

10205D-6

CAPACITANCE

Parameter	Parameter	rameter Test CLV032 CDV032 PL 032		032	PD	032	TS 032						
Symbol	Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	VIN = 0	9	12	9	12	8	12	8	12	10	12	pF
Соит	Output Capacitance	Vouт = 0	11	14	13	15	11	14	11	14	12	14	рF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9,10 and 11 are tested unless otherwise noted)

Parameter Symbols					Am27C010						
JEDEC	Standard	Parameter Description	Test Conditions		-95 -90	-105	-120	-150	-200	-255 -250	Unit
tavov	tacc	Address to	CE = OE =	Min	_	_	<u> </u>	_	_	_	
		Output Delay	V(L	Max	90	100	120	150	200	250	ns
tELQV	tce	Chip Enable to	OE = VIL	Min	_	_	_		-	-	,
		Output Delay		Max	90	100	120	150	200	250	ns
tGLQV	toe	Output Enable to	CE = VIL	Min		_	_		_	-	
		Output Delay		Max	40	50	50	65	75	75	ns
tehoz	tDF	Chip Enable HIGH or		Min	1		_		-	_	
tghaz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Мах	25	25	35	35	40	40	ns
taxox	tон	Output Hold from		Min	0	0	0	0	0	0	
		Addresses, CE, or OE, whichever occurred first		Max	-	-	_	-	-	1	ns


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C010 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing State Unknown
>>	Does Not Apply	Center Line is High Impedence "Off" State

KS000010

SWITCHING WAVEFORMS



- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tpf is specified from OE or CE, whichever occurs first.